From nobody Sat Apr 11 22:44:56 2026 Received: from mail-lj1-f177.google.com (mail-lj1-f177.google.com [209.85.208.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4647F2E62B7 for ; Sat, 21 Feb 2026 18:36:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771699004; cv=none; b=uiOV19dHb3aWi2UwrIuf47bekcEybmoU8XsyV6zo0R2GVF9k0+3gL/cpctxf7imTRvu+9xu+GxSuyqfasXP+wtsjNHsTK8+Y4QNyIHbiYDEvtgWY86T5V3PmzdQPtEdWv8varUhuKL720B24iXVkU8wztd0IcmW0qxGgbAsgYoU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771699004; c=relaxed/simple; bh=/FvXEaGUoGpzEkjnRI9XUIndReaBxEi1jDlYZjxu8lk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=qP8cAzAeQETi/mKVzpV9CcigwXFS/em+rn4s+CBpjsQ9e9zUIpplIWVSU15iHyG5wI3LPMYmulDp7tU2ib+kVff0x4UMpmAIsxCOiYvQSzz3f6kwESOHN+oxCEPSvuOYwL7ukmTqPc0jQglUFsvPVu9EEeehf4wu7l5OuiaPCYU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=krSmEq5W; arc=none smtp.client-ip=209.85.208.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="krSmEq5W" Received: by mail-lj1-f177.google.com with SMTP id 38308e7fff4ca-386714da2a2so25872091fa.1 for ; Sat, 21 Feb 2026 10:36:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771699001; x=1772303801; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tuboJBenXywBLFqud7lu9/BOWrHh+KcmgCOX5jvamjk=; b=krSmEq5WyDMCCqTHbN9PG55FVgqUZOnEQmlHKBgEsbHBAkHk00GYUauJtROaEmRTh9 J8w33zzfN6fVVDGrYqjPWGZPinfYJHksPBKS7/LSL3RAKisvPlgjSAyJKV3f3YuQhOla D4XrYWCYARROj9aCHXerwRH7BGzYpb5qO1Sx8//L3VR+T21PRbN6zaVKUf16OXObmk90 mLzJL3sZlVEQSwl6Rc2KCp4roMD+3aAjbYWI2lJWw76DGMdRBYEylR400SKYt54VKN3r 2EpFFB8LNtUnmgmkiA9JBWrTbUx2QpiFzq8e422+gtMYyrzUlbn4GYfkGRMPcfypE1Uw Qcvg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771699001; x=1772303801; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tuboJBenXywBLFqud7lu9/BOWrHh+KcmgCOX5jvamjk=; b=w94+2Otiq2CfzX8U6N9dGvId2U+3yhOuWSWnIVsoD5aVyxoNHs6caOpR73us17X7sf 8F3QSoGacX4VSDpfnY0YOXOCgFLRprWqzp93wjQB2u+/C1wHN+vWs5z7KchovKwjkEYh 1evYBVkclNbfeL+UlqcYbu+iHn0uXiybEELq6k7LAGITgZX3fUJvapS4qmLPyYzgwRCl lB0Ka5XZtwNIvwByJGDdyT2RBluoQg5iwERVL8TVaKITZZCVhzHoLIPLmpEw/Fe5jNOa /BKdVQ2gNa5afeD2gOvM5irTqfES2AbtRCWNd74Pqxvul6u7E9hkjtwL96lIVlj22geP ViWg== X-Gm-Message-State: AOJu0YzWzqfYGOurmeY+bjBqhjXJ4Y4RmYo7jdurYnlRbx59hyAwtCd7 1fAfyMsVcZo6nZYfjfQjKyT11BQ9xeHiQnTUI4HlEzURCkXpXb6K6+T+WhChH+F8Tw== X-Gm-Gg: AZuq6aLwfq/fyCV7qvZEUIvjzuZUdZJPMxWeOozS2BcQ7p+ne3egzqU+Jp/lhiQCRSB kEmfINZIW8wI318Os2f78b1AoaMkyu3G1BMcE9+dH9x5tIu3o1zyqNfgMe1P0w+zhT7Lg/c3eJG NYrdVnmsUW9gRj9EbYeLnUxkc8x0de9GFlsWEQQkuZKKW8ktIvKXP/dT4/R2EULkEZfK3bvfnEZ gO6aHlqbK/2ionEdO9Td92PU3ONE3bzGvmZPmqHyCODN7totqBfcV5XM9C3Tf6rB5Mof0xHrDam RpFbf/DPUNYMImZXvp0TGhkh0fful0VrEq/V7fqpEgsBtsQPLZhiSxOAgxHRa/hx69hbEeR0Bl+ I41Mrg9aRh43e87qs0iP90SWCWXwUwOGS/s+qmZAoFnMpxeiT3bP3wtf3kPrPq4GuGbql5HQuGe XVnnrpIXn44uGoLj3uSNQw+YmgKz5nPLY6S6Vd X-Received: by 2002:a2e:be94:0:b0:386:eadd:9ddf with SMTP id 38308e7fff4ca-389a5cdd595mr8800811fa.12.1771699000922; Sat, 21 Feb 2026 10:36:40 -0800 (PST) Received: from localhost.localdomain ([178.176.177.46]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-389a7af19d4sm5006841fa.42.2026.02.21.10.36.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 21 Feb 2026 10:36:40 -0800 (PST) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Philipp Zabel , Lukas Schmid , Cheo Fusi , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v13 1/3] dt-bindings: pwm: Add binding for Allwinner D1/T113-S3/R329 PWM controller Date: Sat, 21 Feb 2026 21:35:51 +0300 Message-Id: <20260221183609.95403-2-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260221183609.95403-1-privatesub2@gmail.com> References: <20260221183609.95403-1-privatesub2@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Allwinner's D1, T113-S3 and R329 SoCs have a new pwm controller which is different from the previous pwm-sun4i. The D1 and T113 are identical in terms of peripherals, they differ only in the architecture of the CPU core, and even share the majority of their DT. Because of that, using the same compatible makes sense. The R329 is a different SoC though, and should have a different compatible string added, especially as there is a difference in the number of channels. D1 and T113s SoCs have one PWM controller with 8 channels. R329 SoC has two PWM controllers in both power domains, one of them has 9 channels (CPUX one) and the other has 6 (CPUS one). Add a device tree binding for them. Signed-off-by: Aleksandr Shubin Reviewed-by: Rob Herring (Arm) --- .../bindings/pwm/allwinner,sun20i-d1-pwm.yaml | 74 +++++++++++++++++++ 1 file changed, 74 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/allwinner,sun20i-= d1-pwm.yaml diff --git a/Documentation/devicetree/bindings/pwm/allwinner,sun20i-d1-pwm.= yaml b/Documentation/devicetree/bindings/pwm/allwinner,sun20i-d1-pwm.yaml new file mode 100644 index 000000000000..306e14a9c4d5 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/allwinner,sun20i-d1-pwm.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/allwinner,sun20i-d1-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Allwinner D1, T113-S3 and R329 PWM + +maintainers: + - Aleksandr Shubin + - Brandon Cheo Fusi + +properties: + compatible: + oneOf: + - const: allwinner,sun20i-d1-pwm + - items: + - const: allwinner,sun50i-r329-pwm + - const: allwinner,sun20i-d1-pwm + + reg: + maxItems: 1 + + "#pwm-cells": + const: 3 + + clocks: + items: + - description: Bus clock + - description: 24 MHz oscillator + - description: APB clock + + clock-names: + items: + - const: bus + - const: hosc + - const: apb + + resets: + maxItems: 1 + + allwinner,npwms: + $ref: /schemas/types.yaml#/definitions/uint32 + description: The number of PWM channels configured for this instance + minimum: 1 + maximum: 16 + +unevaluatedProperties: false + +required: + - compatible + - reg + - "#pwm-cells" + - clocks + - clock-names + - resets + - allwinner,npwms + +examples: + - | + #include + #include + + pwm: pwm@2000c00 { + compatible =3D "allwinner,sun20i-d1-pwm"; + reg =3D <0x02000c00 0x400>; + clocks =3D <&ccu CLK_BUS_PWM>, <&dcxo>, <&ccu CLK_APB0>; + clock-names =3D "bus", "hosc", "apb"; + resets =3D <&ccu RST_BUS_PWM>; + #pwm-cells =3D <0x3>; + allwinner,npwms =3D <8>; + }; + +... --=20 2.25.1 From nobody Sat Apr 11 22:44:56 2026 Received: from mail-lj1-f170.google.com (mail-lj1-f170.google.com [209.85.208.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3D7712FD1C2 for ; Sat, 21 Feb 2026 18:36:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771699012; cv=none; b=HjAFaFB5sQzE4N752SL/scglP4ChOnN+P/jZrnQp9a4FZvjX+8t6WpbwTySFkjJzeBSjJ9HfFycKq0Owtke2bGQ4QS8baBIFKIP9FO/c+1fP2w/Am8JoPtyhWno6Gwm31XWKlFmYbeLj1AVthih1JjyPU1YTO1OdgG75R2Eu7gw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771699012; c=relaxed/simple; bh=cPuwABD3BxA7XK/nQo/bSpX3OQDmvuaFsDh0+joeV2E=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=GXa6oUlCYEdjH0M8A0QwIyzcIvZmCm1g4wlfnOcZjBRUtBijqpTb79KQByJZ9yF/wG58ikC8sxm7WbWbaVUdfTYcLQoOUB/X1bwpmamt7plKqW/r1+dPKin/L52bYTBLEh2w31k9+zAurpd5mLn8RsWP++amy22RPNgWsScEBc0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=e0OxxraR; arc=none smtp.client-ip=209.85.208.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="e0OxxraR" Received: by mail-lj1-f170.google.com with SMTP id 38308e7fff4ca-386b553c70eso26565191fa.0 for ; Sat, 21 Feb 2026 10:36:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771699008; x=1772303808; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9L52Z43AzVgP7smJzIu46FRnXF7SXcFTv57Ck1avw7s=; b=e0OxxraRvtJ+fVl43cpcn68ew1ab5wuOabHuKBtGqyRfg/6d1nybAwkmVsxXq6gILM 3gracCttPvDXBVQxBvOKVvvdF4p6vmmJ2GvDbrEdRKwPeGd9+gZxSzdFLXiqlr6Pk6u9 Ef4SZ/+ivaofKuP/pdrjCMtaLf+o/TJD+z+RMY32cirten0iZetkIHcjfQsDaa/1IAcO LzE7MmtLJgbMJLxIY0aHR/0ovMzSGjqNmlwifmXkXj59AlB6Zg/O/KxNQLXW4Im8vj/X Dze7EmGRk0qU85sA+J05ZwBfHRgRsp6d4fadvxwGlrXyqyeuy5M182cMZRXangkcamzs GeGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771699008; x=1772303808; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=9L52Z43AzVgP7smJzIu46FRnXF7SXcFTv57Ck1avw7s=; b=ep0sOa5uqC+HBmLQ41x4sUiY/+DVKURpDZitBDjNed20rz15Wzwodz64xWXtJlA/Yy 663d44yf5KmAMu9G4h19pdT5L7qSXZRorHKcD250H4bOie3efbLlWVYsjTnVPC9H7KbY tDZ8Kaij/5E96yCBGyA4HNX4Elyl/C2pv/onZYodtZlXTP3GR/dNlNoqfYMt0Be2mB1c o/MSK6uaPuxJKD2z+Kk7OS93CZE+uc4B4wbzCso4m3kbuwMv+OIRt466UcPNHRnc+gk2 dzz/ANJ8N+AELawRq1cllZBvMXzu3rLiiLTV0mWdI5g+eufznCDvsOV05Ja7XYcaGSPf 1p6w== X-Gm-Message-State: AOJu0Yw1xJ0Glr45EwzIQZBpBH6PnOfV70OopcA03FLhca2D4H/tpnKs FieDdwp8ElPY2Bcg05j/BuBfde/jZ2p6C3dskBbQXB5tv4AIESp2skmdqoRWV9fRGg== X-Gm-Gg: AZuq6aL52gcBx9isMOA0HLVYZsaisjo3oS0yMVUVlJp16gq6Ipad3sWR738xM2Mc74r UAI0wFBQwTktI2AIficrKRgRY+8ME7p9BXTu8JCGnZEeo7GgiGVVtXr6/fbu6A9rBWisWoK4lC1 MdG116vi02wjVv7/m9h3flrwsdjUM+d2Wq1mYA934kW0L8QUYK/Szn9xmo2gmHodT+02SoqyCGp XDGrzHDWqj0Jx+ZGD4ZnkTg1Va4PufM4tzOWoaoGo6GDTbXudHtFJf8sNSmTvy34dmjdjwX9w04 kdwCZt0TYLK32YR9SV12NhrEfgW+4m/kH4Umu5Ek/5YIzwnEsRnTO9Y+i/chCB+98gXl4UtIsv6 3qNmT1DFsEMo7QTHKLNxeJyuWBdnwR372qGHPXR2/2mjWrinqk+rNDwSNuXaPwoI8WbnSZZri/a K6NCdtAvvVa/8zYEEt7Em/FmDsxlrh+bAuuX7I X-Received: by 2002:a2e:a99f:0:b0:36b:b0eb:9d64 with SMTP id 38308e7fff4ca-389a5be1c31mr11725601fa.30.1771699007817; Sat, 21 Feb 2026 10:36:47 -0800 (PST) Received: from localhost.localdomain ([178.176.177.46]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-389a7af19d4sm5006841fa.42.2026.02.21.10.36.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 21 Feb 2026 10:36:47 -0800 (PST) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , Brandon Cheo Fusi , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Philipp Zabel , Lukas Schmid , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v13 2/3] pwm: Add Allwinner's D1/T113-S3/R329 SoCs PWM support Date: Sat, 21 Feb 2026 21:35:52 +0300 Message-Id: <20260221183609.95403-3-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260221183609.95403-1-privatesub2@gmail.com> References: <20260221183609.95403-1-privatesub2@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Allwinner's D1, T113-S3 and R329 SoCs have a quite different PWM controllers with ones supported by pwm-sun4i driver. This patch adds a PWM controller driver for Allwinner's D1, T113-S3 and R329 SoCs. The main difference between these SoCs is the number of channels defined by the DT property. Co-developed-by: Brandon Cheo Fusi Signed-off-by: Brandon Cheo Fusi Signed-off-by: Aleksandr Shubin --- drivers/pwm/Kconfig | 10 + drivers/pwm/Makefile | 1 + drivers/pwm/pwm-sun8i.c | 393 ++++++++++++++++++++++++++++++++++++++++ 3 files changed, 404 insertions(+) create mode 100644 drivers/pwm/pwm-sun8i.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 6f3147518376..44d844eba589 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -736,6 +736,16 @@ config PWM_SUN4I To compile this driver as a module, choose M here: the module will be called pwm-sun4i. =20 +config PWM_SUN8I + tristate "Allwinner D1/T113s/R329 PWM support" + depends on ARCH_SUNXI || COMPILE_TEST + depends on COMMON_CLK + help + Generic PWM framework driver for Allwinner D1/T113s/R329 SoCs. + + To compile this driver as a module, choose M here: the module + will be called pwm-sun8i. + config PWM_SUNPLUS tristate "Sunplus PWM support" depends on ARCH_SUNPLUS || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 0dc0d2b69025..ba2e0ec7fc17 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -67,6 +67,7 @@ obj-$(CONFIG_PWM_STM32) +=3D pwm-stm32.o obj-$(CONFIG_PWM_STM32_LP) +=3D pwm-stm32-lp.o obj-$(CONFIG_PWM_STMPE) +=3D pwm-stmpe.o obj-$(CONFIG_PWM_SUN4I) +=3D pwm-sun4i.o +obj-$(CONFIG_PWM_SUN8I) +=3D pwm-sun8i.o obj-$(CONFIG_PWM_SUNPLUS) +=3D pwm-sunplus.o obj-$(CONFIG_PWM_TEGRA) +=3D pwm-tegra.o obj-$(CONFIG_PWM_TH1520) +=3D pwm_th1520.o diff --git a/drivers/pwm/pwm-sun8i.c b/drivers/pwm/pwm-sun8i.c new file mode 100644 index 000000000000..6e196f31314b --- /dev/null +++ b/drivers/pwm/pwm-sun8i.c @@ -0,0 +1,393 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PWM Controller Driver for sunxi platforms (D1, T113-S3 and R329) + * + * Limitations: + * - When the parameters change, the current running period is not complet= ed + * and new settings are applied immediately. + * - The PWM output goes to a HIGH-Z state when the channel is disabled. + * - Changing the clock configuration (SUN8I_PWM_CLK_CFG) + * may cause a brief output glitch. + * + * Copyright (c) 2023 Aleksandr Shubin + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define SUN8I_PWM_CLK_CFG(pair) (0x20 + ((pair) * 0x4)) +#define SUN8I_PWM_CLK_CFG_SRC GENMASK(8, 7) +#define SUN8I_PWM_CLK_SRC_HOSC 0x0 +#define SUN8I_PWM_CLK_SRC_BUS 0x1 +#define SUN8I_PWM_CLK_CFG_DIV_M GENMASK(3, 0) +#define SUN8I_PWM_CLK_DIV_M_MAX 8 + +#define SUN8I_PWM_CLK_GATE 0x40 +#define SUN8I_PWM_CLK_GATE_BYPASS(chan) BIT((chan) + 16) +#define SUN8I_PWM_CLK_GATE_GATING(chan) BIT(chan) + +#define SUN8I_PWM_ENABLE 0x80 +#define SUN8I_PWM_ENABLE_EN(chan) BIT(chan) + +#define SUN8I_PWM_CTL(chan) (0x100 + (chan) * 0x20) +#define SUN8I_PWM_CTL_ACT_STA BIT(8) +#define SUN8I_PWM_CTL_PRESCAL_K GENMASK(7, 0) +#define SUN8I_PWM_CTL_PRESCAL_K_MAX field_max(SUN8I_PWM_CTL_PRESCAL_K) + +#define SUN8I_PWM_PERIOD(chan) (0x104 + (chan) * 0x20) +#define SUN8I_PWM_PERIOD_ENTIRE_CYCLE GENMASK(31, 16) +#define SUN8I_PWM_PERIOD_ACT_CYCLE GENMASK(15, 0) + +#define SUN8I_PWM_PCNTR_SIZE BIT(16) + +/* + * SUN8I_PWM_MAGIC is used to quickly compute the values of the clock divi= ders + * div_m (SUN8I_PWM_CLK_CFG_DIV_M) & prescale_k (SUN8I_PWM_CTL_PRESCAL_K) + * without using a loop. These dividers limit the # of cycles in a period + * to SUN8I_PWM_PCNTR_SIZE (65536) by applying a scaling factor of + * 1 / (div_m * (prescale_k + 1)) to the clock source. + * + * SUN8I_PWM_MAGIC is derived by solving for div_m and prescale_k + * such that for a given requested period, + * + * i) div_m is minimized for any prescale_k =E2=89=A4 SUN8I_PWM_CTL_PRESCA= L_K_MAX, + * ii) prescale_k is minimized. + * + * The derivation proceeds as follows, with val =3D # of cycles for reques= ted + * period: + * + * for a given value of div_m we want the smallest prescale_k such that + * + * (val >> div_m) // (prescale_k + 1) =E2=89=A4 65536 (=3D SUN8I_PWM_PCNTR= _SIZE) + * + * This is equivalent to: + * + * (val >> div_m) =E2=89=A4 65536 * (prescale_k + 1) + prescale_k + * =E2=9F=BA (val >> div_m) =E2=89=A4 65537 * prescale_k + 65536 + * =E2=9F=BA (val >> div_m) - 65536 =E2=89=A4 65537 * prescale_k + * =E2=9F=BA ((val >> div_m) - 65536) / 65537 =E2=89=A4 prescale_k + * + * As prescale_k is integer, this becomes + * + * ((val >> div_m) - 65536) // 65537 =E2=89=A4 prescale_k + * + * And is minimized at + * + * ((val >> div_m) - 65536) // 65537 + * + * Now we pick the smallest div_m that satifies prescale_k =E2=89=A4 255 + * (i.e SUN8I_PWM_CTL_PRESCAL_K_MAX), + * + * ((val >> div_m) - 65536) // 65537 =E2=89=A4 255 + * =E2=9F=BA (val >> div_m) - 65536 =E2=89=A4 255 * 65537 + 65536 + * =E2=9F=BA val >> div_m =E2=89=A4 255 * 65537 + 2 * 65536 + * =E2=9F=BA val >> div_m < (255 * 65537 + 2 * 65536 + 1) + * =E2=9F=BA div_m =3D fls((val) / (255 * 65537 + 2 * 65536 + 1)) + * + * Suggested by Uwe Kleine-K=C3=B6nig + */ +#define SUN8I_PWM_MAGIC (255 * 65537 + 2 * 65536 + 1) +#define SUN8I_PWM_DIV_CONST 65537 + +struct sun8i_pwm_chip { + struct clk *clk_hosc, *clk_apb; + void __iomem *base; +}; + +static inline struct sun8i_pwm_chip *to_sun8i_pwm_chip(struct pwm_chip *ch= ip) +{ + return pwmchip_get_drvdata(chip); +} + +static inline u32 sun8i_pwm_readl(struct sun8i_pwm_chip *chip, + unsigned long offset) +{ + return readl(chip->base + offset); +} + +static inline void sun8i_pwm_writel(struct sun8i_pwm_chip *chip, + u32 val, unsigned long offset) +{ + writel(val, chip->base + offset); +} + +static int sun8i_pwm_get_state(struct pwm_chip *chip, + struct pwm_device *pwm, + struct pwm_state *state) +{ + struct sun8i_pwm_chip *sun8i_chip =3D to_sun8i_pwm_chip(chip); + u16 ent_cycle, act_cycle, prescale_k; + u64 clk_rate, tmp; + u8 div_m; + u32 val; + + val =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_CLK_CFG(pwm->hwpwm / 2)); + div_m =3D FIELD_GET(SUN8I_PWM_CLK_CFG_DIV_M, val); + if (div_m > SUN8I_PWM_CLK_DIV_M_MAX) + div_m =3D SUN8I_PWM_CLK_DIV_M_MAX; + + /* + * If CLK_CFG_SRC is 0, use the hosc clock; + * otherwise (any nonzero value) use the APB clock. + */ + if (FIELD_GET(SUN8I_PWM_CLK_CFG_SRC, val) =3D=3D 0) + clk_rate =3D clk_get_rate(sun8i_chip->clk_hosc); + else + clk_rate =3D clk_get_rate(sun8i_chip->clk_apb); + + val =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_CTL(pwm->hwpwm)); + state->polarity =3D (SUN8I_PWM_CTL_ACT_STA & val) ? + PWM_POLARITY_NORMAL : PWM_POLARITY_INVERSED; + + prescale_k =3D FIELD_GET(SUN8I_PWM_CTL_PRESCAL_K, val) + 1; + + val =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_ENABLE); + state->enabled =3D (SUN8I_PWM_ENABLE_EN(pwm->hwpwm) & val) ? true : false; + + val =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_PERIOD(pwm->hwpwm)); + act_cycle =3D FIELD_GET(SUN8I_PWM_PERIOD_ACT_CYCLE, val); + + ent_cycle =3D FIELD_GET(SUN8I_PWM_PERIOD_ENTIRE_CYCLE, val); + + /* + * The duration of the active phase should not be longer + * than the duration of the period + */ + if (act_cycle > ent_cycle) + act_cycle =3D ent_cycle; + + /* + * We have act_cycle <=3D ent_cycle <=3D 0xffff, prescale_k <=3D 0x100, + * div_m <=3D 8. So the multiplication fits into an u64 without + * overflow. + */ + tmp =3D ((u64)(act_cycle) * prescale_k << div_m) * NSEC_PER_SEC; + state->duty_cycle =3D DIV_ROUND_UP_ULL(tmp, clk_rate); + tmp =3D ((u64)(ent_cycle) * prescale_k << div_m) * NSEC_PER_SEC; + state->period =3D DIV_ROUND_UP_ULL(tmp, clk_rate); + + return 0; +} + +static int sun8i_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct sun8i_pwm_chip *sun8i_chip =3D to_sun8i_pwm_chip(chip); + u64 bus_rate, hosc_rate, val, ent_cycle, act_cycle; + u32 clk_gate, clk_cfg, pwm_en, ctl, reg_period; + u32 prescale_k, div_m; + u64 clk_src_rate; + u8 clk_src; + + pwm_en =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_ENABLE); + clk_gate =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_CLK_GATE); + + if (!state->enabled) { + if (state->enabled !=3D pwm->state.enabled) { + clk_gate &=3D ~SUN8I_PWM_CLK_GATE_GATING(pwm->hwpwm); + pwm_en &=3D ~SUN8I_PWM_ENABLE_EN(pwm->hwpwm); + sun8i_pwm_writel(sun8i_chip, pwm_en, SUN8I_PWM_ENABLE); + sun8i_pwm_writel(sun8i_chip, clk_gate, SUN8I_PWM_CLK_GATE); + } + return 0; + } + + ctl =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_CTL(pwm->hwpwm)); + clk_cfg =3D sun8i_pwm_readl(sun8i_chip, SUN8I_PWM_CLK_CFG(pwm->hwpwm / 2)= ); + hosc_rate =3D clk_get_rate(sun8i_chip->clk_hosc); + bus_rate =3D clk_get_rate(sun8i_chip->clk_apb); + + /* + * Clock selection for a PWM pair: + * + * This PWM controller groups channels in pairs, + * where CLK_SRC and DIV_M are shared between the two channels. + * If the sibling channel is already enabled, + * we must keep the existing clock configuration for this pair. + * + * If the sibling is disabled, we are free to pick a clock + * for the pair. Using the faster clock source + * improves the achievable maximum PWM frequency and generally + * gives better duty_cycle resolution for a given period. + */ + + if (pwm_en & SUN8I_PWM_ENABLE_EN(pwm->hwpwm ^ 1)) { + /* Use the current clock settings */ + clk_src =3D FIELD_GET(SUN8I_PWM_CLK_CFG_SRC, clk_cfg); + clk_src_rate =3D clk_src =3D=3D SUN8I_PWM_CLK_SRC_BUS ? bus_rate : hosc_= rate; + val =3D mul_u64_u64_div_u64(state->period, clk_src_rate, + NSEC_PER_SEC); + + div_m =3D FIELD_GET(SUN8I_PWM_CLK_CFG_DIV_M, clk_cfg); + } else { + /* Use the faster clock source */ + if (bus_rate > hosc_rate) { + clk_src =3D SUN8I_PWM_CLK_SRC_BUS; + clk_src_rate =3D bus_rate; + } else { + clk_src =3D SUN8I_PWM_CLK_SRC_HOSC; + clk_src_rate =3D hosc_rate; + } + + val =3D mul_u64_u64_div_u64(state->period, clk_src_rate, NSEC_PER_SEC); + /* + * If the calculated value is =E2=89=A4 1, the period is too short + * for proper PWM operation + */ + if (val <=3D 1) + return -EINVAL; + + div_m =3D fls(DIV_ROUND_DOWN_ULL(val, SUN8I_PWM_MAGIC)); + if (div_m > SUN8I_PWM_CLK_DIV_M_MAX) + return -EINVAL; + + /* Set up the CLK_DIV_M and clock CLK_SRC */ + clk_cfg =3D FIELD_PREP(SUN8I_PWM_CLK_CFG_DIV_M, div_m); + clk_cfg |=3D FIELD_PREP(SUN8I_PWM_CLK_CFG_SRC, clk_src); + + sun8i_pwm_writel(sun8i_chip, clk_cfg, SUN8I_PWM_CLK_CFG(pwm->hwpwm / 2)); + } + + /* Calculate prescale_k and determine the number of cycles for a full PWM= period */ + ent_cycle =3D val >> div_m; + prescale_k =3D DIV_ROUND_DOWN_ULL(ent_cycle, SUN8I_PWM_DIV_CONST); + if (prescale_k > SUN8I_PWM_CTL_PRESCAL_K_MAX) + prescale_k =3D SUN8I_PWM_CTL_PRESCAL_K_MAX; + + do_div(ent_cycle, prescale_k + 1); + + /* ent_cycle must not be zero */ + if (ent_cycle =3D=3D 0) + return -EINVAL; + + /* For N cycles, PPRx.PWM_ENTIRE_CYCLE =3D (N-1) */ + reg_period =3D FIELD_PREP(SUN8I_PWM_PERIOD_ENTIRE_CYCLE, ent_cycle - 1); + + /* Calculate the active cycles (duty cycle) */ + val =3D mul_u64_u64_div_u64(state->duty_cycle, clk_src_rate, + NSEC_PER_SEC); + act_cycle =3D val >> div_m; + do_div(act_cycle, prescale_k + 1); + + /* + * The formula of the output period and the duty-cycle for PWM are as fol= lows. + * T period =3D PWM0_PRESCALE_K / PWM01_CLK * (PPR0.PWM_ENTIRE_CYCLE + 1) + * T high-level =3D PWM0_PRESCALE_K / PWM01_CLK * PPR0.PWM_ACT_CYCLE + * Duty-cycle =3D T high-level / T period + */ + reg_period |=3D FIELD_PREP(SUN8I_PWM_PERIOD_ACT_CYCLE, act_cycle); + sun8i_pwm_writel(sun8i_chip, reg_period, SUN8I_PWM_PERIOD(pwm->hwpwm)); + + ctl =3D FIELD_PREP(SUN8I_PWM_CTL_PRESCAL_K, prescale_k); + if (state->polarity =3D=3D PWM_POLARITY_NORMAL) + ctl |=3D SUN8I_PWM_CTL_ACT_STA; + + sun8i_pwm_writel(sun8i_chip, ctl, SUN8I_PWM_CTL(pwm->hwpwm)); + + if (state->enabled !=3D pwm->state.enabled) { + clk_gate &=3D ~SUN8I_PWM_CLK_GATE_BYPASS(pwm->hwpwm); + clk_gate |=3D SUN8I_PWM_CLK_GATE_GATING(pwm->hwpwm); + pwm_en |=3D SUN8I_PWM_ENABLE_EN(pwm->hwpwm); + sun8i_pwm_writel(sun8i_chip, pwm_en, SUN8I_PWM_ENABLE); + sun8i_pwm_writel(sun8i_chip, clk_gate, SUN8I_PWM_CLK_GATE); + } + + return 0; +} + +static const struct pwm_ops sun8i_pwm_ops =3D { + .apply =3D sun8i_pwm_apply, + .get_state =3D sun8i_pwm_get_state, +}; + +static const struct of_device_id sun8i_pwm_dt_ids[] =3D { + { .compatible =3D "allwinner,sun20i-d1-pwm" }, + { } +}; +MODULE_DEVICE_TABLE(of, sun8i_pwm_dt_ids); + +static int sun8i_pwm_probe(struct platform_device *pdev) +{ + struct pwm_chip *chip; + struct sun8i_pwm_chip *sun8i_chip; + struct clk *clk_bus; + struct reset_control *rst; + u32 npwm; + int ret; + + ret =3D of_property_read_u32(pdev->dev.of_node, "allwinner,npwms", &npwm); + if (ret < 0) + return dev_err_probe(&pdev->dev, ret, + "Failed to get allwinner,npwms\n"); + + if (npwm < 1 || npwm > 16) + return dev_err_probe(&pdev->dev, -EINVAL, + "Invalid allwinner,npwms\n"); + + chip =3D devm_pwmchip_alloc(&pdev->dev, npwm, sizeof(*sun8i_chip)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + sun8i_chip =3D to_sun8i_pwm_chip(chip); + + sun8i_chip->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(sun8i_chip->base)) + return PTR_ERR(sun8i_chip->base); + + clk_bus =3D devm_clk_get_enabled(&pdev->dev, "bus"); + if (IS_ERR(clk_bus)) + return dev_err_probe(&pdev->dev, PTR_ERR(clk_bus), + "Failed to get bus clock\n"); + + sun8i_chip->clk_hosc =3D devm_clk_get_enabled(&pdev->dev, "hosc"); + if (IS_ERR(sun8i_chip->clk_hosc)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun8i_chip->clk_hosc), + "Failed to get hosc clock\n"); + + ret =3D devm_clk_rate_exclusive_get(&pdev->dev, sun8i_chip->clk_hosc); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "Failed to get hosc exclusive rate\n"); + + sun8i_chip->clk_apb =3D devm_clk_get_enabled(&pdev->dev, "apb"); + if (IS_ERR(sun8i_chip->clk_apb)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun8i_chip->clk_apb), + "Failed to get apb clock\n"); + + ret =3D devm_clk_rate_exclusive_get(&pdev->dev, sun8i_chip->clk_apb); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "Failed to get apb exclusive rate\n"); + + rst =3D devm_reset_control_get_exclusive_deasserted(&pdev->dev, NULL); + if (IS_ERR(rst)) + return dev_err_probe(&pdev->dev, PTR_ERR(rst), + "Failed to get reset control\n"); + + chip->ops =3D &sun8i_pwm_ops; + + ret =3D devm_pwmchip_add(&pdev->dev, chip); + if (ret < 0) + return dev_err_probe(&pdev->dev, ret, "Failed to add PWM chip\n"); + + return 0; +} + +static struct platform_driver sun8i_pwm_driver =3D { + .driver =3D { + .name =3D "sun8i-pwm", + .of_match_table =3D sun8i_pwm_dt_ids, + }, + .probe =3D sun8i_pwm_probe, +}; +module_platform_driver(sun8i_pwm_driver); + +MODULE_AUTHOR("Aleksandr Shubin "); +MODULE_DESCRIPTION("Allwinner sun8i PWM driver"); +MODULE_LICENSE("GPL"); --=20 2.25.1 From nobody Sat Apr 11 22:44:56 2026 Received: from mail-lj1-f181.google.com (mail-lj1-f181.google.com [209.85.208.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D3D2C23817E for ; Sat, 21 Feb 2026 18:36:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771699019; cv=none; b=hdk0UC7ad/y5iztUdGtUhsv1zxsSNBr3sf8aR2bJGgoSUyfCyWEJ9uJ1qgfIzfPtRl7vAHGXgeoWcZt2smGtjnN8HHBoLiwVEfTdB6/ihSiR8G9kg3pvJekMIwN26Hf/QVb5EkomtBtCFZQ5Xg0OEUwI2aq5CsY8Lc+h9pym450= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771699019; c=relaxed/simple; bh=vIgGOct6ry2KV3592MeOE+vIaVFPywrg89zWQ5z/wbI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=SgeKPR1JnX+I+jUsuw3RHbNFAEJU45HbZGhFVEnT83Bsjl9zgo0uAVvLD86ZrAvBAKUG8JoKAh8na7FjqTwHHdZ+XjVnOYMb89shf+BvljEzGsptje54Bak1hlYiRGjJOpTDXgxZnNtYHH6FqpbEgPB2Pmjn4cmD610bxnspUXc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=idNFKjKQ; arc=none smtp.client-ip=209.85.208.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="idNFKjKQ" Received: by mail-lj1-f181.google.com with SMTP id 38308e7fff4ca-3871017fea2so33966571fa.0 for ; Sat, 21 Feb 2026 10:36:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771699016; x=1772303816; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Vi+zTY3v+XYAN7MEQwL4QN54NaCqF12xnryOs65hhBU=; b=idNFKjKQGjedzFXSgidguxLhgRcejYJuLTA6qer5jv+iVfdYuMyBXWQBONDUL2bI+X Vj81Co5d3dnLCKUgTJrwfEgpSAOn/5WCgqWGxFM8Ah6RhLs0P46YwLmgheuiiTWRsxOc HmJx6fmaFLPuGLqHxj259pjEGISepg22L2toDnuAmFPWdsVQyri9L+7/Gh/ZTcUQjQMj 9162ClVMSU5zrQiZLtQxADyg5ShRTqcnU7SMTmJXJan/vi0YppAwRw2dSPN8c96iTBKG 4gDvGTN88G/buxPq8EyxF25ZURcamI2uMyygt3UOA+rKxan9AKzMdgsyUwo6CXOU4RD2 r8eg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771699016; x=1772303816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Vi+zTY3v+XYAN7MEQwL4QN54NaCqF12xnryOs65hhBU=; b=ZgtGCOcOixY6wp3O5xW6xtTKAJ3uXX1GyGSCm4vhBJog/pPxG+mb5T0nxLDYycYKW9 LFgw+IXym4zAu8YCJ1ngwjIqMIKwq0tRV244gaBmm8ci1C7jwbMy6jpXhaLtyHM3ktt6 mahEBTpMohNuWdWNKF0dSyyid3PWNEXQZspcgU8dCCQaiUeAUncd6RylmHtEKKHlHMgg x6ljeJvBbfHu8lArsK+1jG/KT2vNEJRq25EBVLsSCAW0GNkk6Z8DUAnDnUVPPxh6EGiG ERS5OPWXuFOLokROcZycdA0DWmxwTw9fAAbtcoVPqW7AnOMWpz4A5aW33R36lhUTzlGH dmTw== X-Gm-Message-State: AOJu0Yzbb67G03XdMCZsUcHJ7Hnlfju8KHG+cB5tCJVLhZXTxzyf4TyC Vp6oX0bO1vHnZZ0HjB67wNrlp3uTD0o8EjMA9Ye+3j0IpHC3M181tr0S+Pd9xQB+iQ== X-Gm-Gg: AZuq6aLiA9qVIjuxuMTGbJzpSRf+T3oHrfAX2Mdx/gOV3DyOzDYuKRmMmHoWDZpyZnl VxJfCcGPK2G54ja+oKgKYvudYCrugHxEuuDmwJvPgtcu6RC5+WHwuse67wm/P7ELzLpO4wrMcA8 8zHBrSNFdcSFuYPonCEnj7c2bQ6uclHZCh4Z6NXGa6lnJBVa0XQIxMtre5AP8QO3OZTb50KCzJt NoX8LuiKfqm7DUkhgZ9Ezl/b3I39XF5NIExsH1H0+YU7HO4Ds+ATNKLB3262E9x3uTyzCSgCiMD RmSwPd+JCmrIaVSsXj0HdYP3USps11vBmh1o7wlX0gjKwU4FlW5BQTJa1fSoSHlDgyqELw6qN8t cyNP/JOboqfmBI3dgPstKEbG4Icjgsn1kQRGanzvNsV/3UVHOzPvfd/q6OmFUe/KIwIO4ngo34H gYD5eQ5QUzKzvnR6WDKjPGYePE2jaupxuaQnOd X-Received: by 2002:a2e:9853:0:b0:385:b4ef:f667 with SMTP id 38308e7fff4ca-3885335b418mr22967171fa.0.1771699015563; Sat, 21 Feb 2026 10:36:55 -0800 (PST) Received: from localhost.localdomain ([178.176.177.46]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-389a7af19d4sm5006841fa.42.2026.02.21.10.36.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 21 Feb 2026 10:36:53 -0800 (PST) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Philipp Zabel , Lukas Schmid , Cheo Fusi , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v13 3/3] riscv: dts: allwinner: d1: Add pwm node Date: Sat, 21 Feb 2026 21:35:53 +0300 Message-Id: <20260221183609.95403-4-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260221183609.95403-1-privatesub2@gmail.com> References: <20260221183609.95403-1-privatesub2@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" D1 and T113s contain a pwm controller with 8 channels. This controller is supported by the sun8i-pwm driver. Add a device tree node for it. Signed-off-by: Aleksandr Shubin --- arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi b/arch/riscv= /boot/dts/allwinner/sunxi-d1s-t113.dtsi index 63e252b44973..8e38a0d95f5a 100644 --- a/arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi +++ b/arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi @@ -193,6 +193,19 @@ uart3_pb_pins: uart3-pb-pins { }; }; =20 + pwm: pwm@2000c00 { + compatible =3D "allwinner,sun20i-d1-pwm"; + reg =3D <0x02000c00 0x400>; + clocks =3D <&ccu CLK_BUS_PWM>, + <&dcxo>, + <&ccu CLK_APB0>; + clock-names =3D "bus", "hosc", "apb"; + resets =3D <&ccu RST_BUS_PWM>; + status =3D "disabled"; + #pwm-cells =3D <0x3>; + allwinner,npwms =3D <8>; + }; + ccu: clock-controller@2001000 { compatible =3D "allwinner,sun20i-d1-ccu"; reg =3D <0x2001000 0x1000>; --=20 2.25.1