From nobody Sun Apr 5 16:29:50 2026 Received: from mx-relay49-hz3.antispameurope.com (mx-relay49-hz3.antispameurope.com [94.100.134.238]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DBE2A34D90D for ; Fri, 20 Feb 2026 14:59:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.134.238 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771599592; cv=pass; b=f9aNKb2s3wC6XmsJfHKcgx1Bf7W66ehN0sXvfW3SdQ5bY0m3lapmTVuTAxOTq+iiJLrGt0uHi1+ZIO7KUfKi2ynq8CCD0Kd4vBlOQ75pjUB59X6q/JW1G7IOygNnUIwfWeQ9IILvOTJqLIk4JvMmQA8IqzNBXRLO/2aczbxTIkQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771599592; c=relaxed/simple; bh=96Wz/bkNndSvc3WlFxoHebFEUYaCxPJDd4qW6WhIAT8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QmlPG31RpMdMoOXTAPmQNRQZQyGzrkhA0lCEnTfv7oqfdwiNZhVFA/DtynQLZKtDXmNgWsLkhJHwlgR3SP0rN19FuaZkKs4SylIfV5MuhSpQTYFjxCLMI/sa7AAW8k2f2auo4CrNN83WeVfE/pa/l0Ad8d2Lut0sFthrUdt8xec= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=XXy++U9X; arc=pass smtp.client-ip=94.100.134.238 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="XXy++U9X" ARC-Authentication-Results: i=1; mx-gate49-hz3.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=/lSimGn8R/KlKdPR732stuvnpUl5cin/7RFYylcQ41o=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771599582; b=FDYujye3RHydKVhbyDEl2TT6flFjK4S2flCPBMdd7jyS3NFATxqsAzdO4geshRRsmKfVQuCn I+nPkX9VvpL5rfOuN93XvIMS7fSNE81c5Uuk+o9B4vYEavHr0vsyrqN0u1pKyi5SSbtWRyKXFfl nbGnzPdqB9LjamOGwMBQJrp2DiNPlY1EV2jGHMbeKi06IaNTW/BC11P53/ttPobgYlS9nP3Hb6p KZsDiIjffouGQ1/V20ZYyFGIA8i8d/jQgWu4zwrMYjnwkf9885NeOC6IdUFoWomftkZqBLtMm/m WLDJhMlTUamRKhn0QluORANQ04gfEmmj4bMwFJ2WFoeVQ== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771599582; b=mTiArfaJ2Yo72ZvFpoTH2u1xtOpPl4P2TJ25SYuOaFeq281XcSiXx62v3a+XN2rWAPgZz1yy ju2ttq0zUeQMmhGNidKJIXRWY8ufdh6Bq+PZgVdWvMKgJ2evgSW4Ee8TqnzfA8sROapjjEBCR0U W8f8QQ03Pn4Ltm6kEVPrWRzfWuDBw0u3hGroITU2BjiMQ9slra9CYtugHmqrykLpFmCLYixyoVj vvHLxpDRIK8w4IHU1g9QDgsq/vKmhuEQtn6hKbxWZCq+yDAe9XOlZrr+fIkV7LfHXAs4L8TRNjH FpYYHm/DPIIdqyPpj51FIqVQbktmFkTEyHd8YXsyOpCEA== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay49-hz3.antispameurope.com; Fri, 20 Feb 2026 15:59:42 +0100 Received: from FEILKEA-LNX-W.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: alexander.feilke@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 08E0B220B97; Fri, 20 Feb 2026 15:59:22 +0100 (CET) From: Alexander Feilke To: Pengutronix Kernel Team , Fabio Estevam , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Alexander Feilke , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Alexander Feilke Subject: [PATCH v2 2/3] ARM: dts: tqma7: add boot phase properties Date: Fri, 20 Feb 2026 15:59:08 +0100 Message-ID: <20260220145917.1797286-3-Alexander.Feilke@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260220145917.1797286-1-Alexander.Feilke@ew.tq-group.com> References: <20260220145917.1797286-1-Alexander.Feilke@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: alexander.feilke@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: alexander.feilke@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay49-hz3.antispameurope.com with 4fHYLL4ymKz3yZPl X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: 49a31fb894d709dca0bc3171073ce3ec X-cloud-security: scantime:2.031 DKIM-Signature: a=rsa-sha256; bh=/lSimGn8R/KlKdPR732stuvnpUl5cin/7RFYylcQ41o=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771599581; v=1; b=XXy++U9Xp37X8zNvjofo5aRoz/bZuT7jtU3tSFlHkn6PvDJFCFg2ynF27NPLJxjrP3DV7flu PmQ8dJXsHMqAi4r1CwcklRGdOK5zhoNrCEGxg0UIxlb65ICoCG5EMJA/lEwqgQ78u1Ff9dQAl3/ u71UnwkIgJD4U8IztKL0+VdURkGQ0pswyU8Wdpg1yBS7v0GRAA+Ac2wAita4uhgPcE9n9dp3RCm oeYaVcxDgP9NVae+BKTTBdZ9ZQwdv+gYHYvLSuFGUnzGMhsZ01e9IlHXpTfur7xwnAl3AgHR9Wp mHgwQToZoN722f9+UNKW2wlcQDkEB1kLGzgm1V7zhmI6w== Content-Type: text/plain; charset="utf-8" From: Alexander Feilke dtschema/schemas/bootph.yaml describe various node usage during boot phases with DT. Adds boot phase properties to essential resources in tqma7 device trees. This includes UART, SD-Card, eMMC and QSPI. Signed-off-by: Alexander Feilke --- arch/arm/boot/dts/nxp/imx/imx7-mba7.dtsi | 4 ++++ arch/arm/boot/dts/nxp/imx/imx7-tqma7.dtsi | 5 +++++ 2 files changed, 9 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/imx7-mba7.dtsi b/arch/arm/boot/dts/n= xp/imx/imx7-mba7.dtsi index 4d948a9757f9..03f2f2cbdfbc 100644 --- a/arch/arm/boot/dts/nxp/imx/imx7-mba7.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx7-mba7.dtsi @@ -477,6 +477,7 @@ pinctrl_uart5: uart5grp { }; =20 pinctrl_uart6: uart6grp { + bootph-pre-ram; fsl,pins =3D , , @@ -511,6 +512,7 @@ pinctrl_usdhc1: usdhc1grp { , , ; + bootph-pre-ram; }; =20 pinctrl_usdhc1_100mhz: usdhc1_100mhzgrp { @@ -602,6 +604,7 @@ &uart6 { pinctrl-0 =3D <&pinctrl_uart6>; assigned-clocks =3D <&clks IMX7D_UART6_ROOT_SRC>; assigned-clock-parents =3D <&clks IMX7D_OSC_24M_CLK>; + bootph-pre-ram; status =3D "okay"; }; =20 @@ -646,6 +649,7 @@ &usdhc1 { no-1-8-v; no-sdio; no-mmc; + bootph-pre-ram; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx7-tqma7.dtsi b/arch/arm/boot/dts/= nxp/imx/imx7-tqma7.dtsi index 2966a33bc528..f3d7a2d0cb7b 100644 --- a/arch/arm/boot/dts/nxp/imx/imx7-tqma7.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx7-tqma7.dtsi @@ -193,6 +193,7 @@ pinctrl_qspi: qspigrp { , , ; + bootph-pre-ram; }; =20 pinctrl_qspi_reset: qspi_resetgrp { @@ -214,6 +215,7 @@ pinctrl_usdhc3: usdhc3grp { , , ; + bootph-pre-ram; }; =20 pinctrl_usdhc3_100mhz: usdhc3_100mhzgrp { @@ -257,6 +259,7 @@ pinctrl_wdog1: wdog1grp { &qspi { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_qspi &pinctrl_qspi_reset>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -266,6 +269,7 @@ flash0: flash@0 { spi-rx-bus-width =3D <4>; spi-tx-bus-width =3D <4>; vcc-supply =3D <&vgen4_reg>; + bootph-pre-ram; =20 partitions { compatible =3D "fixed-partitions"; @@ -288,6 +292,7 @@ &usdhc3 { no-sdio; vmmc-supply =3D <&vgen4_reg>; vqmmc-supply =3D <&sw2_reg>; + bootph-pre-ram; status =3D "okay"; }; =20 --=20 2.43.0