From nobody Fri Apr 3 07:55:42 2026 Received: from mx-relay68-hz1.antispameurope.com (mx-relay68-hz1.antispameurope.com [94.100.133.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A7CB260565 for ; Fri, 20 Feb 2026 14:31:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.133.234 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771597905; cv=pass; b=PWk7tYlHr3vta3ze6fK+MFB+4lGwNyceoR0OA1Gy5lGQ1MgesrTid04vnMiDbJoZvnqJdxk0qRJpOHEo1s0bDh7/HhlpouXpVSEl8eNbVo3yp1k/cpwTuvNMW7XFJMIJG2kxjrJLzlXccvSAqoG2h5jG4x2NOBCC+x0FfK/8Jmc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771597905; c=relaxed/simple; bh=pknrNsXMvT/3ufvgZ7TLRGEdUQ5fD05TrbjxoeTVUn0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QExUfJUZgLa0pmhng1+g1U7pm5PFYbeYjbk47f9SCfNW+msd1S9+BkCruUqSmLJZNJVp39pYNI0eJw3DJloJKLqUr3g8ASsu6vC+ODXwBElZBVNnBWrM6Wp0k8TgUt+Fnkq48+FrWoXpQBQ4XoC9nlPRikXBPE1a/UbtNOj85QU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=dNaiMKJG; arc=pass smtp.client-ip=94.100.133.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="dNaiMKJG" ARC-Authentication-Results: i=1; mx-gate68-hz1.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=603U3ROzybwhiSlbS4OAQhgc3+1jl0bt89ybh3NF/Nc=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771597888; b=AQwhcOYLiReiHr/BsgBt5nkq3iQeDk623IUrhDlhJ7xBftJm8YseUZfnGmliHBnlbLIwzRMO fbGRTQ50GbOZ6zaqq2pe5M0NmPokXvbbbDl5LXLFDxZbbmBwH6uOYc3QqB1ED655NDDKPAIQ5/O Bpx3meF67l3xb3jhirz60TWo1NDIvN66mAGt80RLfZDCyrfRifxjg/dWEfczabXOQ8lHYRNL6Cu l5um7rxcrhDWVK7Kdb6npBsWk6lPkzfT2+1KwEzj/oCGvCvXpvMOITqmZR2at40mtjgV9DiXvUN 1SfV8bwo9AFdzyz2UYq8TmtnvTMAfjHmwVVxyqs9sm+LQ== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771597888; b=fgFa4BqSw8MmaFgD6O+aqqspBArm0mQFkkLezaNrsF66Guf0sSwvYPRD/qHMmNv/mrFx9m0J t2YvviNchEpJnij1Zn84GgNtOtSq/E+NpJkvE3vZL7570DWYqLJSS0BfK/mKywkB4D9GxHVkS8D pJTAxUb/K1Kjo3mKQ3xePJ0Sj+5QrOGof69Hw2ACxQi9N3/7W2s1E1Acg8zSoZbqY0q7enjlTGO pQ5Yyf21kfyRF2Q7VX/J+O89r8ZCXofg6ueD1GB1CjMUyCMe1X/ou5b4d6Mv8ARZExtdrUIx/El da4CbicCMdIExNg8jUNFMSUaxhig4CJ/LIv1B/Ll1Ck1Q== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay68-hz1.antispameurope.com; Fri, 20 Feb 2026 15:31:28 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 18AB4220CB6; Fri, 20 Feb 2026 15:31:11 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/4] ARM: dts: imx6ul[l]-tqma6ul[l]: add boot phase properties Date: Fri, 20 Feb 2026 15:31:03 +0100 Message-ID: <20260220143107.186956-3-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260220143107.186956-1-Max.Merchel@ew.tq-group.com> References: <20260220143107.186956-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: max.merchel@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay68-hz1.antispameurope.com with 4fHXjq5LdBz2QYhL X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: 39bf467f7897a36c62318cbf4ba7f61d X-cloud-security: scantime:2.185 DKIM-Signature: a=rsa-sha256; bh=603U3ROzybwhiSlbS4OAQhgc3+1jl0bt89ybh3NF/Nc=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771597888; v=1; b=dNaiMKJGzMxV+2oJo3p7gnqFut2u/hs9iGgbDuaYw29OSnq5mezGoMSiotnXGiCW94CCjb2X 30MBwguAUfX5H13NaKzJECj1DN85yW9mhPiCbLFgmKAqNuaB8CbYEu+ZqlVHMqmO9oNjrA7IYW4 JM55YqcGigJW9vODPlyirIpfGTGbLtDndgr4RBwHEXMxBpwJk23R0s5MiJL6QN74DMY/j3o77AQ WHEUJYb/KjqBcDjOpEKgPWVcbDcCAiEzSQ5ckZBOzR0U/AZaKdFg/a6f0dbru5UdwxCbcxKqGIF kqrfMN6cIX7+9+cXuZPwZ8Y9U3DYJkvF3SWngikwn69yw== Content-Type: text/plain; charset="utf-8" dtschema/schemas/bootph.yaml describe various node usage during boot phases with DT. TQMa6UL need eMMC, I2C, GPIO and QSPI access during boot process. Signed-off-by: Max Merchel --- arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi | 10 ++++++++++ arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi | 1 + 7 files changed, 16 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi index 2dd635a615cb..4fa98e6a66d7 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi @@ -26,6 +26,7 @@ &i2c4 { pinctrl-1 =3D <&pinctrl_i2c4_recovery>; scl-gpios =3D <&gpio1 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios =3D <&gpio1 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + bootph-pre-ram; status =3D "okay"; =20 pfuze3000: pmic@8 { @@ -140,9 +141,14 @@ rtc0: rtc@68 { }; }; =20 +&gpio1 { + bootph-pre-ram; +}; + &gpio4 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pmic>; + bootph-pre-ram; =20 /* * PMIC & temperature sensor IRQ @@ -159,6 +165,7 @@ pmic-int-hog { &qspi { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_qspi>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -168,6 +175,7 @@ flash0: flash@0 { spi-rx-bus-width =3D <4>; spi-tx-bus-width =3D <1>; vcc-supply =3D <®_vldo4>; + bootph-pre-ram; =20 partitions { compatible =3D "fixed-partitions"; @@ -189,6 +197,7 @@ &usdhc2 { non-removable; no-sdio; no-sd; + bootph-all; status =3D "okay"; }; =20 @@ -212,5 +221,6 @@ pinctrl_pmic: pmicgrp { /* PMIC irq */ MX6UL_PAD_CSI_DATA03__GPIO4_IO24 0x1b099 >; + bootph-pre-ram; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi b/arch/arm/boot= /dts/nxp/imx/imx6ul-tqma6ul2.dtsi index e2e95dd92263..f81cd09fe0c7 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi @@ -33,6 +33,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017051 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi b/arch/arm/boo= t/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi index 4b87e2dc70dc..11c8f1af4173 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi @@ -33,6 +33,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017051 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi b/arch/a= rm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi index 5afb9046c202..5c90d0a3ee2e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi @@ -39,5 +39,6 @@ MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02 0x70b9 MX6UL_PAD_NAND_CLE__QSPI_A_DATA03 0x70b9 MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B 0x70a1 >; + bootph-pre-ram; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi b/arch/= arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi index ba84a4f70ebd..133961ee7283 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi @@ -44,5 +44,6 @@ MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02 0x70a9 MX6UL_PAD_NAND_CLE__QSPI_A_DATA03 0x70a9 MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B 0x70a1 >; + bootph-pre-ram; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi b/arch/arm/bo= ot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi index 8541cb3f3b3e..1224ef132439 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi @@ -38,6 +38,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017039 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi b/arch/arm/b= oot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi index be593d47e3b1..6dd1b359e086 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi @@ -38,6 +38,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017039 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { --=20 2.43.0