From nobody Fri Apr 3 07:55:20 2026 Received: from mx-relay48-hz3.antispameurope.com (mx-relay48-hz3.antispameurope.com [94.100.134.237]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1A2C8257ACF for ; Fri, 20 Feb 2026 14:31:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.134.237 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771597898; cv=pass; b=Hcg8E6s1OwvnaujoiFcyhnWnRZB6t5xBlSe/LKDldumqBUEy9rKdeslkii2tffDnqk7q2ArlBrdxpiKnZiEJ5v2Z/lUpncAVKNFC7utz5VAFKZwLEFb0eyrkOLJQRjhS/xZn0q63SR/KFHiZXalAdWZFG1v998J31Kf19qVc8NU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771597898; c=relaxed/simple; bh=9adFiLf/3aoD178kX9YPYxjWWPmRlnssIJbGisN7jsk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=i2Gl0O/CJ4loMtfTYJi1CyuGR3adh3Guke9G/zFXHUpWF+Z4CZCZMIxyn88sM3IOk8G2rIy6VXWddRyisU7gJ1OX81m570dZ1Tz4FlT7EkRXlzRklJarQ6i2gs1Or/jxmJnb+aaxettr8teUjen/i0m2iiGRtdjW5ttfExUS6JQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=S7BOVjOo; arc=pass smtp.client-ip=94.100.134.237 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="S7BOVjOo" ARC-Authentication-Results: i=1; mx-gate48-hz3.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=8Wg8hhuphaDA1KXI4FRar5JXbbzUBqxPKxV6zXxqMdA=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771597888; b=RSjaF9Nn8ulPuZKIGvi5r1oErx5qPDwUfpdd6KYa+TCNZ8DAI6t/Om38q7bpGATIBvK3auxN he4iKIFmAChO4+aPh0LutM9uZQWMMiwCF6Xezkp+tnk4QvBxr1w7aZB3m0E8xD4mVLGTUl1Mky9 1ICWyLko3jZZTVZivZr48Ydg0t3yltwgP25LGS3Kuf1QtWNopsVokK63gQ0gHUYk0Wrt+tuyPCs 6a7dIZNJHzjKsGOQsWNVrlclw1vbD2Neo53TpQ28vskysVagEQn+TB8sKdboV4fZfxsthtj+i1L j8mDm1BuVI0iefogdA7Jja1vMPQUVAK7h35sp+9CpqEfw== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771597888; b=eDVPM6+hromMPgbZuJuB7fgXcRI8j9SZmZkEuWqD5X5tGyjXBdgaoAE5LW8dmkLLUCoRlRbg /s0PrMLXyTLfGV4ENCCI6LjxoUl4WUTG9l7wJMeZBoBWtSP2PLAc3LqjJQo7CmVPyl1rSzrXT7y sJYljMaiee+id3n7Ixsms7mdN8Tv95w4xCvWqJRddRD0l5ljnvkNOaRy20T+XdA6M/pzh46zW7z bNqR2plb5Uxi2WymJ9i/FU7U88PJG76iz/ASZXiTJlcN1Tf0BbOJtSvn1veDAEkpul/P2rWam+M 0oCErfDCXhCXmeyoJ0Gvy6tqLX5DmV+6Z/d6slYZ434Zg== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay48-hz3.antispameurope.com; Fri, 20 Feb 2026 15:31:28 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 6C8982205DE; Fri, 20 Feb 2026 15:31:10 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/4] ARM: dts: imx6ul/imx6ull: add boot phase properties Date: Fri, 20 Feb 2026 15:31:02 +0100 Message-ID: <20260220143107.186956-2-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260220143107.186956-1-Max.Merchel@ew.tq-group.com> References: <20260220143107.186956-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: max.merchel@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay48-hz3.antispameurope.com with 4fHXjq10Y0z1kNt3l X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: b31b8f68e1352bc9e8374fc850558ebc X-cloud-security: scantime:1.849 DKIM-Signature: a=rsa-sha256; bh=8Wg8hhuphaDA1KXI4FRar5JXbbzUBqxPKxV6zXxqMdA=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771597887; v=1; b=S7BOVjOojodC8yDYZDSMJOevo/UgZ2HnBIue9KfQgDLyNp/5DVbrg2G9WBAIW8fAuNHCFl07 VRALvem21+EnmocrhHUVQkdsb2A/0a8LxMlbrQYB/GEwqQ/hQlpKaUaJLzQ9mo/n2gRJUvdQ4cF TenJN4DYizHMRvAmsS42yxQlA2nwMkh/MejsaQ7labSpIqt2EXNayBARxoG3U/Zez503IqGEGNl imRakIrv/8icPofvm8/ny9uyvb3J4Is4iqSArEYMPLQTJY+7FeeszSRxLXMFc0f9sfRwcJSJMsj rz5KlcDn3SqTvIosKCJbci+4ySvCshbqZNdvEoPTTe3QQ== Content-Type: text/plain; charset="utf-8" dtschema/schemas/bootph.yaml describe various node usage during boot phases with DT. All SoCs require buses (aips and spba), clock, iomuxc and SOC access during boot process. Signed-off-by: Max Merchel --- arch/arm/boot/dts/nxp/imx/imx6ul.dtsi | 7 +++++++ arch/arm/boot/dts/nxp/imx/imx6ull.dtsi | 1 + 2 files changed, 8 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul.dtsi b/arch/arm/boot/dts/nxp/= imx/imx6ul.dtsi index 6eb80f867f50..24541fdf49ce 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul.dtsi @@ -115,6 +115,7 @@ osc: clock-osc { #clock-cells =3D <0>; clock-frequency =3D <24000000>; clock-output-names =3D "osc"; + bootph-pre-ram; }; =20 ipp_di0: clock-di0 { @@ -143,6 +144,7 @@ soc: soc { compatible =3D "simple-bus"; interrupt-parent =3D <&gpc>; ranges; + bootph-pre-ram; =20 ocram: sram@900000 { compatible =3D "mmio-sram"; @@ -202,6 +204,7 @@ aips1: bus@2000000 { #size-cells =3D <1>; reg =3D <0x02000000 0x100000>; ranges; + bootph-pre-ram; =20 spba-bus@2000000 { compatible =3D "fsl,spba-bus", "simple-bus"; @@ -209,6 +212,7 @@ spba-bus@2000000 { #size-cells =3D <1>; reg =3D <0x02000000 0x40000>; ranges; + bootph-pre-ram; =20 ecspi1: spi@2008000 { #address-cells =3D <1>; @@ -580,6 +584,7 @@ clks: clock-controller@20c4000 { #clock-cells =3D <1>; clocks =3D <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>; clock-names =3D "ckil", "osc", "ipp_di0", "ipp_di1"; + bootph-pre-ram; }; =20 anatop: anatop@20c8000 { @@ -745,6 +750,7 @@ power-domain@0 { iomuxc: pinctrl@20e0000 { compatible =3D "fsl,imx6ul-iomuxc"; reg =3D <0x020e0000 0x4000>; + bootph-pre-ram; }; =20 gpr: iomuxc-gpr@20e4000 { @@ -826,6 +832,7 @@ aips2: bus@2100000 { #size-cells =3D <1>; reg =3D <0x02100000 0x100000>; ranges; + bootph-pre-ram; =20 crypto: crypto@2140000 { compatible =3D "fsl,imx6ul-caam", "fsl,sec-v4.0"; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull.dtsi b/arch/arm/boot/dts/nxp= /imx/imx6ull.dtsi index db0c339022ac..ba0ea10c7b74 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull.dtsi @@ -57,6 +57,7 @@ aips3: bus@2200000 { #size-cells =3D <1>; reg =3D <0x02200000 0x100000>; ranges; + bootph-pre-ram; =20 dcp: crypto@2280000 { compatible =3D "fsl,imx6ull-dcp", "fsl,imx28-dcp"; --=20 2.43.0