From nobody Sun Apr 5 13:04:02 2026 Received: from mail-pl1-f202.google.com (mail-pl1-f202.google.com [209.85.214.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33A2526B2DA for ; Fri, 20 Feb 2026 00:42:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.202 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771548170; cv=none; b=DR54SmGlHr53lhoVj65dc9QAeaxcZhOs26yPQmNmHJzgrJgHcj5Ofuug/P0zjU2HnOnTG1VqZL9IxodNC7HKoM8UmQP2MPt+gY9Hb/zLKTUDn7HSHWZwNkHd3U/pN6FXO1E8Y56V9BZO+Nb2+c1SjRjuhJKHkHokKGj8Vpf8tZ8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771548170; c=relaxed/simple; bh=HssReSiAlT9GEXO7mAzhj5J3aEcuKLz/8VblparhWCo=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=HyQbfUeU8b5AnczEoLo7kPp0hA0D2Ko3HyF8PCsUXiu05Q6PQISGgT3izaRFbEuuZ37ij+/mr8lAA5pOhbEuC1nw2VoxmemKiZ4W8Dh4U+74BDtOGWsdmPdO1ZxqjM2Zqpj2yMpq2CnHGn57XwRI65+VoYvbEDdmN/5krxUUKX0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--dmatlack.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=T29ulQZr; arc=none smtp.client-ip=209.85.214.202 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--dmatlack.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="T29ulQZr" Received: by mail-pl1-f202.google.com with SMTP id d9443c01a7336-2aaf2f3bef6so14638745ad.0 for ; Thu, 19 Feb 2026 16:42:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1771548166; x=1772152966; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=GQ2slfqXqEtWCx20U8reQyZN3PZwYuE3292l0oaA+/E=; b=T29ulQZrpZtJ1Rqw8pKn+Hn5divKs9tEPaK9d0Yebjd+SbBmJAi/LwEK6tGZZ2fdyr A9CoS3NGi5pvVcDi5o+rSl6DgWxeOLe/978w8E7fXxJLqApUxMcjglS9LDFHNNbszA8c TTGG7nPoRdR8T5LYb0mjsl730QYbwacjtQ+vb0myh6odyfkoYcJO5sRJ+GV7idowdfY8 cHfWJaHc/4yYomr3IF4OgYaeN8USVxXGY6AJ+7WOdqC3P8eIp8AAdiZsZQgFfvE6MnGG DK5pDIfW5TyfN1koqsvcRfm7lxiGlGkZ+WOI7GA19nMw4cj/3wBKFl2o+qOsIxfGI2Px zgew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771548166; x=1772152966; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=GQ2slfqXqEtWCx20U8reQyZN3PZwYuE3292l0oaA+/E=; b=nv7wvzbLJf+t8mu/eSCnKA3e/7JMm3ytRTv8njVPm/zWCaau1bIUprlYy3rRxnasLq u70poBBUpji8z5Ew9dCn1VtImKLyWs7O2zK+CHy6chyFRPwvaSLHCaK/mzaZnp2QAPOh +14MJv3Wp8MiRSM2fU28eIgh0JwuGGuiF6+BWv5byVUWiTJ3xfAlPJuz7oRyahVfhai+ zxvBh49/DenoeBzXL6TlgLfNQd0afqelpLG9F+pnMKdVn38VhBPBwbKs3TE6A3r+dYC4 3TZepyuD1AWOOXlQjerzEiOlLF3WTYPCn11wyklf28vEzPmeYbk2c4kBuTGmJ73KwaX1 i/rA== X-Forwarded-Encrypted: i=1; AJvYcCXgxgJGX5Rz+SUXtzfVKVLzXWxKVwYph+0PYbm8f66wQ4CaI+0X57X6GV0xti3Z/fwGXlbfmcbx6XahOdc=@vger.kernel.org X-Gm-Message-State: AOJu0YxvbpCIlAp6BiZRCUdxyQurgBsAEX3HBSos3Nw5J7oPbY/6euih lVnJEx3t7vfy5FR7u3YhsaKKBxQ4yclIPpm+/M/ySsFg7zBDZRfO0aNTFDX/jGBJ2/F57JuR6qu +LdY57t7LNjMdOQ== X-Received: from pjbso13.prod.google.com ([2002:a17:90b:1f8d:b0:34a:c039:1428]) (user=dmatlack job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:5282:b0:34c:635f:f855 with SMTP id 98e67ed59e1d1-3584481e367mr17810869a91.7.1771548166016; Thu, 19 Feb 2026 16:42:46 -0800 (PST) Date: Fri, 20 Feb 2026 00:42:20 +0000 In-Reply-To: <20260220004223.4168331-1-dmatlack@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20260220004223.4168331-1-dmatlack@google.com> X-Mailer: git-send-email 2.53.0.414.gf7e9f6c205-goog Message-ID: <20260220004223.4168331-8-dmatlack@google.com> Subject: [PATCH v2 07/10] KVM: selftests: Use s32 instead of int32_t From: David Matlack To: Paolo Bonzini Cc: Ackerley Tng , Albert Ou , Alexandre Ghiti , Andrew Jones , Anup Patel , Atish Patra , Bibo Mao , Christian Borntraeger , Claudio Imbrenda , Colin Ian King , David Hildenbrand , David Matlack , Fuad Tabba , Huacai Chen , James Houghton , Janosch Frank , Joey Gouly , kvmarm@lists.linux.dev, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org, linux-riscv@lists.infradead.org, Lisa Wang , loongarch@lists.linux.dev, Marc Zyngier , Maxim Levitsky , Nutty Liu , Oliver Upton , Palmer Dabbelt , Paul Walmsley , "Pratik R. Sampat" , Rahul Kumar , Sean Christopherson , Shuah Khan , Suzuki K Poulose , Tianrui Zhao , Wu Fei , Yosry Ahmed , Zenghui Yu Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use s32 instead of int32_t to make the KVM selftests code more concise and more similar to the kernel (since selftests are primarily developed by kernel developers). This commit was generated with the following command: git ls-files tools/testing/selftests/kvm | xargs sed -i 's/int32_t/s32/g' Then by manually adjusting whitespace to make checkpatch.pl happy. No functional change intended. Signed-off-by: David Matlack --- .../kvm/arm64/arch_timer_edge_cases.c | 24 +++++++++---------- .../selftests/kvm/include/arm64/arch_timer.h | 4 ++-- 2 files changed, 14 insertions(+), 14 deletions(-) diff --git a/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c b/to= ols/testing/selftests/kvm/arm64/arch_timer_edge_cases.c index f8b183f13864..f7625eb711d6 100644 --- a/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c +++ b/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c @@ -25,8 +25,8 @@ /* Depends on counter width. */ static u64 CVAL_MAX; /* tval is a signed 32-bit int. */ -static const int32_t TVAL_MAX =3D INT32_MAX; -static const int32_t TVAL_MIN =3D INT32_MIN; +static const s32 TVAL_MAX =3D INT32_MAX; +static const s32 TVAL_MIN =3D INT32_MIN; =20 /* After how much time we say there is no IRQ. */ static const u32 TIMEOUT_NO_IRQ_US =3D 50000; @@ -355,7 +355,7 @@ static void test_timer_cval(enum arch_timer timer, u64 = cval, test_timer_xval(timer, cval, TIMER_CVAL, wm, reset_state, reset_cnt); } =20 -static void test_timer_tval(enum arch_timer timer, int32_t tval, +static void test_timer_tval(enum arch_timer timer, s32 tval, irq_wait_method_t wm, bool reset_state, u64 reset_cnt) { @@ -385,10 +385,10 @@ static void test_cval_no_irq(enum arch_timer timer, u= 64 cval, test_xval_check_no_irq(timer, cval, usec, TIMER_CVAL, wm); } =20 -static void test_tval_no_irq(enum arch_timer timer, int32_t tval, u64 usec, +static void test_tval_no_irq(enum arch_timer timer, s32 tval, u64 usec, sleep_method_t wm) { - /* tval will be cast to an int32_t in test_xval_check_no_irq */ + /* tval will be cast to an s32 in test_xval_check_no_irq */ test_xval_check_no_irq(timer, (u64)tval, usec, TIMER_TVAL, wm); } =20 @@ -463,7 +463,7 @@ static void test_timers_fired_multiple_times(enum arch_= timer timer) * timeout for the wait: we use the wfi instruction. */ static void test_reprogramming_timer(enum arch_timer timer, irq_wait_metho= d_t wm, - int32_t delta_1_ms, int32_t delta_2_ms) + s32 delta_1_ms, s32 delta_2_ms) { local_irq_disable(); reset_timer_state(timer, DEF_CNT); @@ -504,7 +504,7 @@ static void test_reprogram_timers(enum arch_timer timer) =20 static void test_basic_functionality(enum arch_timer timer) { - int32_t tval =3D (int32_t) msec_to_cycles(test_args.wait_ms); + s32 tval =3D (s32)msec_to_cycles(test_args.wait_ms); u64 cval =3D DEF_CNT + msec_to_cycles(test_args.wait_ms); int i; =20 @@ -685,7 +685,7 @@ static void test_set_cnt_after_xval_no_irq(enum arch_ti= mer timer, } =20 static void test_set_cnt_after_tval(enum arch_timer timer, u64 cnt_1, - int32_t tval, u64 cnt_2, + s32 tval, u64 cnt_2, irq_wait_method_t wm) { test_set_cnt_after_xval(timer, cnt_1, tval, cnt_2, wm, TIMER_TVAL); @@ -699,7 +699,7 @@ static void test_set_cnt_after_cval(enum arch_timer tim= er, u64 cnt_1, } =20 static void test_set_cnt_after_tval_no_irq(enum arch_timer timer, - u64 cnt_1, int32_t tval, + u64 cnt_1, s32 tval, u64 cnt_2, sleep_method_t wm) { test_set_cnt_after_xval_no_irq(timer, cnt_1, tval, cnt_2, wm, @@ -718,7 +718,7 @@ static void test_set_cnt_after_cval_no_irq(enum arch_ti= mer timer, static void test_move_counters_ahead_of_timers(enum arch_timer timer) { int i; - int32_t tval; + s32 tval; =20 for (i =3D 0; i < ARRAY_SIZE(irq_wait_method); i++) { irq_wait_method_t wm =3D irq_wait_method[i]; @@ -753,7 +753,7 @@ static void test_move_counters_behind_timers(enum arch_= timer timer) =20 static void test_timers_in_the_past(enum arch_timer timer) { - int32_t tval =3D -1 * (int32_t) msec_to_cycles(test_args.wait_ms); + s32 tval =3D -1 * (s32)msec_to_cycles(test_args.wait_ms); u64 cval; int i; =20 @@ -789,7 +789,7 @@ static void test_timers_in_the_past(enum arch_timer tim= er) =20 static void test_long_timer_delays(enum arch_timer timer) { - int32_t tval =3D (int32_t) msec_to_cycles(test_args.long_wait_ms); + s32 tval =3D (s32)msec_to_cycles(test_args.long_wait_ms); u64 cval =3D DEF_CNT + msec_to_cycles(test_args.long_wait_ms); int i; =20 diff --git a/tools/testing/selftests/kvm/include/arm64/arch_timer.h b/tools= /testing/selftests/kvm/include/arm64/arch_timer.h index 4fe0e0d07584..a5836d4ab7ee 100644 --- a/tools/testing/selftests/kvm/include/arm64/arch_timer.h +++ b/tools/testing/selftests/kvm/include/arm64/arch_timer.h @@ -79,7 +79,7 @@ static inline u64 timer_get_cval(enum arch_timer timer) return 0; } =20 -static inline void timer_set_tval(enum arch_timer timer, int32_t tval) +static inline void timer_set_tval(enum arch_timer timer, s32 tval) { switch (timer) { case VIRTUAL: @@ -95,7 +95,7 @@ static inline void timer_set_tval(enum arch_timer timer, = int32_t tval) isb(); } =20 -static inline int32_t timer_get_tval(enum arch_timer timer) +static inline s32 timer_get_tval(enum arch_timer timer) { isb(); switch (timer) { --=20 2.53.0.414.gf7e9f6c205-goog