From nobody Sun Apr 5 16:32:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 25A2333CE86 for ; Fri, 20 Feb 2026 10:28:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771583296; cv=none; b=GcefTMyvSBaXcG5zyuP68qlD97fLu7FTJpjMnvNLCrBkjId1fpTOoZvZTSS11IMY3/5jPhl7sop7R2mPZff5eKpYPc/vEcEQ+oHcITSyuDiyLkj9L1XFAizPmPJTvOyWXyhkTvSvX4V703fKxKrE7UVhbmU58E495N3ScniICPw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771583296; c=relaxed/simple; bh=cBciamsnZd3KkSlYbrsDAQh0R7GbghrvkBhg7gyq4dQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=Dugjd2Vf4zyoXo7/w+ftleXJ94t2YPo1PES8pzToW2AU/1Eniuxbl8AIWMFhYQvMzqQ1zKtGv4mf3EM/dumgqwbVWFWpHlj6IJ92Xzd8MG9NHccwNFZ/VoDPRky3Yio8HZNiaZM6o7w9oi83u7GsgmUhysLfKUuavrZmRYssJGA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=IhjehMkD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=A8tcnAns; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="IhjehMkD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="A8tcnAns" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61K5Ru451805734 for ; Fri, 20 Feb 2026 10:28:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=9LWk2TOkd9yBcJrWQVxVKZ a87Ucz25ImWsGz4goXwuE=; b=IhjehMkDKLizhTblNrlHM7HGALdq9QNXzyv7E0 eWx6iZzN0PoU35TgelvNglrpaD2IN6qny2tHAChfqxYzv5TPzI9cwUqIeJsHuvGQ dJkbA7x0VuJsUiqyOh9wXGkipPWLKoy7gj2erW0S5t4B8x8q5ki9OQx/ZuXLJX+e Wx+ZJ6f5A0ktrXReeZZFra+rXYok5CUMtu90dde48er52ygs+gvSAQTUFSwanwSU 6KV9Mjjg0sUAnUYdDZ5DTctcq7HQHEnGh+6sO7ed8y7SxLwOGNsHnqq90/pXs/aa YdCnW0qpK/EoQ0HUUNstDdS0fR9I4IFPM2yinGbLBg7zNIkQ== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cedsns9c9-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 20 Feb 2026 10:28:14 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-35678f99c6eso1330657a91.1 for ; Fri, 20 Feb 2026 02:28:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1771583294; x=1772188094; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=9LWk2TOkd9yBcJrWQVxVKZa87Ucz25ImWsGz4goXwuE=; b=A8tcnAnsNcs9No3cDNl4ZdTB+mAM2W2KHM0WGXlYNpWzHt22GNeJwML/OTycigsdym T58C4OIyDhhER4JfQSo/Z2VvuIqycTOLJujKg3UPOSOwoKiVWDdHVyd8sq4ixn4hvHib r0RA4KYzXB8lfAgHsU8I+QngmYkPG2FVuoy3XIgca/22lY30yLkbTN4o+TbpjQJVhPzy YOFcUJ3Mz4iTqxH1UwTDFFkc4Yb4WXDar33Vz75p30iCsJqhEe+DqJZGTUon0o/Yrd6a UpPXwjZi9cw7/UqKxiVr5YkgRmDPvp6Tymmok72xoAADvUBOjBVOMGz3TUM1JbCip8XL MKnQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771583294; x=1772188094; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=9LWk2TOkd9yBcJrWQVxVKZa87Ucz25ImWsGz4goXwuE=; b=UHlFKYceEwrD41zEr7kuXQx9XmV4p9+EDdEUDVb4cnWY5bhNurELpiyPVS03Xu4hzA OEiSS6D6U5vKWutGgjCTwbpIRlJDw39qQFuPp9MAp9N7boWypO06eLUL8OXUQMRKukOy oB8HOthe3UwqcvBCBD7oZ2y6KEmXf0zKEt0nSPggDN7EIYIz297AFz50ycfmgcRgFFMh WUua48e1oUYar17tGXVOlkm0oMS0T0ZCObe4aSyGrfTjosNrIYadhVTevbzVuEuzhiXZ 7Z4n3cy7zc1L2bD6uhe5aLN0Z7LLexI1h1vrM4dGH5o2s+ZayHeqCu5npu9+pKKATISP +mkg== X-Forwarded-Encrypted: i=1; AJvYcCWww5LMBRdFtT0j7J8b1m5Fes9rbBWvGDTumnc8W28+t2wGdtv2SRn00ba/na6FyNtSaLuRWrkaR0Tj0QM=@vger.kernel.org X-Gm-Message-State: AOJu0YwfK4bwLKq5NtqQBpvrSCO85gEj+Ywb63aFp65NDWtmJT6l8Gtg yI5LvMwGCKHOQGlTCgjXQvOp0VGkeBSHwl086Xokksy4hDFPkoXpXN5cYQHEAxtKbDlmEU6Aw24 RP0ufKlRk3WpYVwuCxk7v2B5CUDCcCyzey/3yBg3ZKv06cjNZx0EPwmEFYNCMX+jMeXgnmvJSou s= X-Gm-Gg: AZuq6aKCa2jyCqeqrl0dELxoSyShQyFpqsZYoaZ/ytMss4j+bjdF/AsamaX+R+9cZX6 iB8aHxhqCnqLSYQOuEivmquBJjAkX0R1CUyOEBKyd3iqAfWDPiyLK0YzyrViBQc7GwAAUz5pv+u xGYOhMwBlj3eCQcv36JGK8mWsGATaYbkF2O6s2d0hXno6H52zNH9Jd/bSEmrPDOzypJ+lyKwKIU 2HMsth8xjVtXuwRNRMwYZRYiuvwmbyK2pRL5EJ0DFgmQsuC8UQ8LUkWUkjKCLtWNB9w2JsflDNp dUkbXBXjgcFVGaqTIdImqLm9h35QpUCVpwn3/eIPufa0ruhA/Wdz+nRiV2xj3MMUHScwVPSZ2im 4M+k5YyOR54i+Ma5wD++RWyL3160V0NPhdIwULPLr+by6gg== X-Received: by 2002:a17:90b:5644:b0:356:24f0:af08 with SMTP id 98e67ed59e1d1-3584481e55bmr15644696a91.1.1771583293439; Fri, 20 Feb 2026 02:28:13 -0800 (PST) X-Received: by 2002:a17:90b:5644:b0:356:24f0:af08 with SMTP id 98e67ed59e1d1-3584481e55bmr15644671a91.1.1771583292930; Fri, 20 Feb 2026 02:28:12 -0800 (PST) Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-358a1b1f84fsm939084a91.2.2026.02.20.02.28.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Feb 2026 02:28:12 -0800 (PST) From: Taniya Das Date: Fri, 20 Feb 2026 15:58:04 +0530 Subject: [PATCH v2] arm64: dts: qcom: sm8750: Add camera clock controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260220-sm8750_camcc_dt-v2-1-e4b7faf35854@oss.qualcomm.com> X-B4-Tracking: v=1; b=H4sIADM3mGkC/3WNywqDMBREf0XuupE8jIau+h9FJMTbGmiMzbWhR fz3pu67GTgDc2YDwuSR4FxtkDB78nEuIE8VuMnOd2R+LAySSy0kV4yC6TQfnA3ODePKlObWjFJ 0qmuhrJaEN/8+jNe+8ORpjelzHGTxa/+7smCCNcJgq5Fjg+YSiernyz5cDKEuAf2+71+3tKrOt QAAAA== X-Change-ID: 20251203-sm8750_camcc_dt-350a8d217376 To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Ajit Pandey , Imran Shaik , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Taniya Das X-Mailer: b4 0.15-dev-aa3f6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIwMDA5MSBTYWx0ZWRfXwrg/Bo5NzsY/ bqzbaBDw/CCILw0Hh4baF0w1s6aIayU09cb0J7+XJThvwcYHgH3RoC/1MUzUHEyDZMo+0jhj5ws tk6/j9B1EA8jXMrG/GJuwrbdojV/d9IweBODth3pX+pWyIt9QGDoYX9Euuio2G1hxbRDyF8d/Uq /6980UWuN2sWevaryL7ALp6mf/1CnmHk8LGLGpIAF3Lwb4NNkQUim7nVwBhBIzcd062wN/c33HM nat7u13yIbGyR7j5pMnaQT7rStvlaQZIi/R4fNjlEtV1ZMylEZ2vH9dylOEcKtopfBY6oji2VCX kDEAOJ1iWudN8FwNA/EjiNITx5ETTuHmCMZpQGWYUmnqaI1BF2TLMFemP5tLO2Yd0yKX3Np9nJb GkJyRWr13cVbRGCT8Xq8ZGwp9ZWW4X/KpPR0fbzqAG/JKcd/YuGkVy+htsyHmmS1jk6LnHVWm2g XOB+Ug5WI/YwOPK9X+g== X-Proofpoint-ORIG-GUID: sapucG_RKXu-s_ccHPfVPo--ewpXHnjt X-Authority-Analysis: v=2.4 cv=JsD8bc4C c=1 sm=1 tr=0 ts=6998373e cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=MaR1rDPHEXExjTPKk_gA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-GUID: sapucG_RKXu-s_ccHPfVPo--ewpXHnjt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-20_01,2026-02-20_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 malwarescore=0 spamscore=0 clxscore=1015 bulkscore=0 impostorscore=0 phishscore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602200091 The camera clock controller is split into cambistmclk and camcc. The cambist clock controller handles the mclks and the rest of the clocks of camera are part of the camcc clock controller. Add the camcc clock controller device node for SM8750 SoC. Reviewed-by: Abel Vesa Signed-off-by: Taniya Das --- Changes in v2: - Update the MxC phandle to use MX for camcc node. - Add RB tag [Abel Vesa] and update the commit message. - Link to v1: https://lore.kernel.org/r/20251203-sm8750_camcc_dt-v1-1-418e6= 5e0e4e8@oss.qualcomm.com --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 37 ++++++++++++++++++++++++++++++++= +++- 1 file changed, 36 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 3f0b57f428bbb388521c27d9ae96bbef3d62b2e2..740277b34427a07bc89ced99c80= cd717466d6fc6 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -2,7 +2,8 @@ /* * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. */ - +#include +#include #include #include #include @@ -2046,6 +2047,23 @@ aggre2_noc: interconnect@1700000 { clocks =3D <&rpmhcc RPMH_IPA_CLK>; }; =20 + cambistmclkcc: clock-controller@1760000 { + compatible =3D "qcom,sm8750-cambistmclkcc"; + reg =3D <0x0 0x1760000 0x0 0x6000>; + clocks =3D <&gcc GCC_CAM_BIST_MCLK_AHB_CLK> , + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + mmss_noc: interconnect@1780000 { compatible =3D "qcom,sm8750-mmss-noc"; reg =3D <0x0 0x01780000 0x0 0x5b800>; @@ -2740,6 +2758,23 @@ usb_dwc3_ss: endpoint { }; }; =20 + camcc: clock-controller@ade0000 { + compatible =3D "qcom,sm8750-camcc"; + reg =3D <0x0 0xade0000 0x0 0x20000>; + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,sm8750-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, <0x0 0x164400f0 0x0 0x64>; --- base-commit: 47b7b5e32bb7264b51b89186043e1ada4090b558 change-id: 20251203-sm8750_camcc_dt-350a8d217376 Best regards, --=20 Taniya Das