From nobody Fri Apr 3 07:59:57 2026 Received: from mx-relay39-hz1.antispameurope.com (mx-relay39-hz1.antispameurope.com [94.100.133.215]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D2012D0C97 for ; Wed, 18 Feb 2026 13:25:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.133.215 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421105; cv=pass; b=fqOuHMWXnBt9bUg7f2GtsuQNFb//NviI1DFxYvEq2WvC1tuSRcsKGf7lnM8qsu1NxDCsUjViUCTw5Od5gLNPF75n2epOJsQIj3UEWQPPzVVZ+ls2JZlAuxc7J3Yb57ppckOPirgIvQwKiIiFarpsy1cPNBVRT83CNKNAv4IwRSM= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421105; c=relaxed/simple; bh=cTvhEtbKkV1//CEOQ3tCbx9vhfr+kG+WmHl2qSYKC6c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=s26uj8wialxcUTyIgp/h5v+rBZ9NbDzNayAIjbualo64BJpUXgzM1QOOsmHGtpwUUteCnyuFI3wfBFTmXm6sTk2N2AUDul3rTZ+O5OPqqoQ2qOYrpTFKp8Hy1Hs+Sv3eozMMXTrFFfLarMfqCwvMVncI0AVqMNvAw3OyRoMwusA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=ACaJIYGP; arc=pass smtp.client-ip=94.100.133.215 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="ACaJIYGP" ARC-Authentication-Results: i=1; mx-gate39-hz1.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=mhpAHeK5WnP5K7fPONIfRy2XkHtMpwUTgs7kyE7vMb0=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771421042; b=bgiX0BxFB8RrXo3zX5icT4ctTjJYo+/Iz5lk9Cznu7BSR6xh8eorKCDs0SW6hWPn0GII7E6J cVoLXRPxDb6eRKj9C04zYI3mARCxq2KSA9fucaJ1YnJPrO3VFBsbaxao8SHIdmH+wRs27HL7Z/d F3JtuEwfDkY6aNj6Pze99/NWm5dY2E+a9XJZLFNgnTZ9P/RLSrJv6YIw8aNanEHzy+bItSCjpLA IUWlGIpDdAGSc4PaSLyVQJktQOh3pu5oiuyXXV8ePF/nZikpFLMWbmgr0UlJoUPicqOQaz3fWMe yfN8EaAGD2YvQmacco2EMF8oMxPuAjTEwboR1lWcUeP/Q== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771421042; b=ivf7OGr1/txT6fIRvmK9bKIq7IIl1e2pgCo/bblRDwafi/qbJ5Pk7AIrSL5ZuNCiOwXfohcg zzr/hUEYLli3ukBAW2txik++OzPzNVDAsuoPOYgFsNwg2pr7ivCqaqg6ewP1A2JyKG9dvKyBWu2 gjIrCGO1NKx2S17JZgx3lqDYBztiWZ7IYI04qZwy0B5wkqbyury/T6wJvBNAp77B0bXHZwRbOvS oUiUsHshOb5dx1TAz4NC9r93qSiBrOaAWuZ9lXsqtsWPa6Jx0qB7t0cPyh3DkpgAXkYPolK0Kq7 Vw+W1wkhz1Es/3mV+v5tPfTMmgv5wgxGt4nXCnKkBRZ5w== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay39-hz1.antispameurope.com; Wed, 18 Feb 2026 14:24:02 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 846442205C2; Wed, 18 Feb 2026 14:23:43 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/4] ARM: dts: imx6ul/imx6ull: add boot phase properties Date: Wed, 18 Feb 2026 14:23:34 +0100 Message-ID: <20260218132339.32157-2-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> References: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: max.merchel@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay39-hz1.antispameurope.com with 4fGHJw1fnTz18J6L X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: 965d9ae517c88a7aee3ccb289887b696 X-cloud-security: scantime:2.251 DKIM-Signature: a=rsa-sha256; bh=mhpAHeK5WnP5K7fPONIfRy2XkHtMpwUTgs7kyE7vMb0=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771421041; v=1; b=ACaJIYGPAx2VaX9RErRyBe8gO5jaBRwX6y4fDQMro6OFVnhaJ2VrV1HUyc4WTrcF2ELqkg5K IHMnxvaKnakZQGAufZs1iz1M+EvXCzEiAE6Yg647+zAehc/YVooMieOjCO7HToFTHOnlj56ar9v uUbngIKQGqKk1nLECxZVv8EBi58RS2ObVbhrIPVoxAYDCjAQeNNcwLZdBxgkLQTe2JacDB20iOA ufPWYtidWbv56PNVE7gS4br9LIulLCDUnikeNwyBIe2hcvoiAyJZiuKgWJ0S76iL8fMJSuYp2dJ CcU4/2+Sn3Be49Cuz3/qkGlYjaLG9iSgGE6VHWCwRvFEg== Content-Type: text/plain; charset="utf-8" Add boot phase properties from U-Boot device tree. Signed-off-by: Max Merchel Reviewed-by: Frank Li --- arch/arm/boot/dts/nxp/imx/imx6ul.dtsi | 6 ++++++ arch/arm/boot/dts/nxp/imx/imx6ull.dtsi | 1 + 2 files changed, 7 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul.dtsi b/arch/arm/boot/dts/nxp/= imx/imx6ul.dtsi index 6eb80f867f50..c745f30a9b25 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul.dtsi @@ -115,6 +115,7 @@ osc: clock-osc { #clock-cells =3D <0>; clock-frequency =3D <24000000>; clock-output-names =3D "osc"; + bootph-pre-ram; }; =20 ipp_di0: clock-di0 { @@ -143,6 +144,7 @@ soc: soc { compatible =3D "simple-bus"; interrupt-parent =3D <&gpc>; ranges; + bootph-pre-ram; =20 ocram: sram@900000 { compatible =3D "mmio-sram"; @@ -202,6 +204,7 @@ aips1: bus@2000000 { #size-cells =3D <1>; reg =3D <0x02000000 0x100000>; ranges; + bootph-pre-ram; =20 spba-bus@2000000 { compatible =3D "fsl,spba-bus", "simple-bus"; @@ -580,6 +583,7 @@ clks: clock-controller@20c4000 { #clock-cells =3D <1>; clocks =3D <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>; clock-names =3D "ckil", "osc", "ipp_di0", "ipp_di1"; + bootph-pre-ram; }; =20 anatop: anatop@20c8000 { @@ -745,6 +749,7 @@ power-domain@0 { iomuxc: pinctrl@20e0000 { compatible =3D "fsl,imx6ul-iomuxc"; reg =3D <0x020e0000 0x4000>; + bootph-pre-ram; }; =20 gpr: iomuxc-gpr@20e4000 { @@ -826,6 +831,7 @@ aips2: bus@2100000 { #size-cells =3D <1>; reg =3D <0x02100000 0x100000>; ranges; + bootph-pre-ram; =20 crypto: crypto@2140000 { compatible =3D "fsl,imx6ul-caam", "fsl,sec-v4.0"; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull.dtsi b/arch/arm/boot/dts/nxp= /imx/imx6ull.dtsi index db0c339022ac..ba0ea10c7b74 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull.dtsi @@ -57,6 +57,7 @@ aips3: bus@2200000 { #size-cells =3D <1>; reg =3D <0x02200000 0x100000>; ranges; + bootph-pre-ram; =20 dcp: crypto@2280000 { compatible =3D "fsl,imx6ull-dcp", "fsl,imx28-dcp"; --=20 2.43.0 From nobody Fri Apr 3 07:59:57 2026 Received: from mx-relay48-hz3.antispameurope.com (mx-relay48-hz3.antispameurope.com [94.100.134.237]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D639E2C1598 for ; Wed, 18 Feb 2026 13:25:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.134.237 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421105; cv=pass; b=k6zTDlygIwUhqbkMh73HzuZtYWb5DdyRY18/9UX3gCip3Tx2z84uN0humfKg/lvoIvLkABfoxmkCm9adQyUNni0P+E5DaBRun6q823uLM4FnChwu6wMXkvorgaKXRZMCicsyBoQgWyd9vLToYJlP7Ah3I/fTF47rbbg95H2zO3Y= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421105; c=relaxed/simple; bh=xfXwqwBueJTPOc+EBrMOGueLlKYVIP+u+Q5hEbBwUhs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IhlcoMUNtrYi4gpg3pFToRwzY/+pADRuCdddp3s6FDe4MpuztIAh5FMr4cfBkpCKaMD07o2D5E8p1ulhWJD6aRW5jT1Ch++FLcwpxFjvPDKtMPogMoOvFLQ9f9unoUWLiBcWtB19IxJ863cpZuLthvkmwGnpeQsMp0oLdAkLSqI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=Ou1pPpnn; arc=pass smtp.client-ip=94.100.134.237 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="Ou1pPpnn" ARC-Authentication-Results: i=1; mx-gate48-hz3.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=RDEB7Al8C9dMaYAoYH02KGoF+Zms3cmMuP6jo0DNw98=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771421042; b=EV4iIWX6lZb7ojTfqKPwCtPLidwdlKc00POViNxRpg7Th0/7riWYB4RjL9TxQMmgz4nHf2bF u9UtMYDJOSet0C4g6m7FPZuNHxCnsP9kx3Hm9JCLv5ia7yld84NRZj8zMRD7j1c+8I++GP1IooJ IRSP1WRro10HkCcdgR2mxZu1prOOF7/BnVZH9y661k+pjJCz3VKDaUd2uWuUGZj6OG7T8R6PkmU wfyh0HEvK136v4YOs4w1QMtWGmIsjMdQyEIsLd8WVElJMlxwBBfpWVuYxnyarbYxbDM7fw0hy4t 8DJMseuBf6GlaseUhuDxOGEP4v7ZbKPqksEGNR4KtRaUg== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771421042; b=EHYvRUrKMFi+V6k/5nJwfvJPcujPz89vDPgJSiEPBtow9Pbi66G0Jyl3Pn9SvgArrgJnnqIj QFm9ECDdAvQSNpv+ykMysi1zrNtnfU1d1Q1qbdJB4n/pi9+hUMiv13ylZ3JN/NspRI7s6P/lGi1 vNL3paCIjnhJGrusZxqTjLiJL9g5ICuFa8K6NwtoN+jeR6veyV24OcboJWnQ5b6p9s/hzpOE/rg rHALmgQLIxTlLkul4NJ70SMJAbHwCM59BR79Gs8m4FZ69NfUdG78tbZItboEZYjOWpbdlPrWMHQ VtsscyygeIfDFqwebUfXVsq5Mi6oyL1VELwIN3IkJSBgg== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay48-hz3.antispameurope.com; Wed, 18 Feb 2026 14:24:02 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 3242B2205F0; Wed, 18 Feb 2026 14:23:44 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/4] ARM: dts: imx6ul[l]-tqma6ul[l]: add boot phase properties Date: Wed, 18 Feb 2026 14:23:35 +0100 Message-ID: <20260218132339.32157-3-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> References: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: max.merchel@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay48-hz3.antispameurope.com with 4fGHJw6VYjz1kPGCB X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: 24d8cc4ecc148cb0df8ddce9d33b9577 X-cloud-security: scantime:1.977 DKIM-Signature: a=rsa-sha256; bh=RDEB7Al8C9dMaYAoYH02KGoF+Zms3cmMuP6jo0DNw98=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771421041; v=1; b=Ou1pPpnnimxUTIx52eZaVDn4XmsVuJe7cvnvahHhMOwwfNqActNVSRr+UgOWlP8JXzHe6olZ NUB4/Upx9g8hwfWyvFBmvHbe7n3osmN3/tg21GKH+s+9z2Y3u7UYhdZCsPivi5w3CIJFsVXMJMa CBFIw2KRI2Phn8n/X0kMb+Iju+D4XQZVIIesR5oS0wofDDerUmkVf75XvC1SexmPeEtIYaC1z6P 6rhb0RzY1RfwzPI+A09HAjCrOFIx9Sq8BhkrXc/d3jPm+xJo0kor3AcEPAaK1Zo6wBluG+G4QOf 7hbHnqu+yo6zrg6Q6QBT9ISx+7DlxvbORFh/j/VpQEK0w== Content-Type: text/plain; charset="utf-8" Add boot phase properties for TQMa6UL[L] device tree. Signed-off-by: Max Merchel Reviewed-by: Frank Li --- arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi | 10 ++++++++++ arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi | 1 + arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi | 1 + 7 files changed, 16 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi index 2dd635a615cb..4fa98e6a66d7 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul-common.dtsi @@ -26,6 +26,7 @@ &i2c4 { pinctrl-1 =3D <&pinctrl_i2c4_recovery>; scl-gpios =3D <&gpio1 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios =3D <&gpio1 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + bootph-pre-ram; status =3D "okay"; =20 pfuze3000: pmic@8 { @@ -140,9 +141,14 @@ rtc0: rtc@68 { }; }; =20 +&gpio1 { + bootph-pre-ram; +}; + &gpio4 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pmic>; + bootph-pre-ram; =20 /* * PMIC & temperature sensor IRQ @@ -159,6 +165,7 @@ pmic-int-hog { &qspi { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_qspi>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -168,6 +175,7 @@ flash0: flash@0 { spi-rx-bus-width =3D <4>; spi-tx-bus-width =3D <1>; vcc-supply =3D <®_vldo4>; + bootph-pre-ram; =20 partitions { compatible =3D "fixed-partitions"; @@ -189,6 +197,7 @@ &usdhc2 { non-removable; no-sdio; no-sd; + bootph-all; status =3D "okay"; }; =20 @@ -212,5 +221,6 @@ pinctrl_pmic: pmicgrp { /* PMIC irq */ MX6UL_PAD_CSI_DATA03__GPIO4_IO24 0x1b099 >; + bootph-pre-ram; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi b/arch/arm/boot= /dts/nxp/imx/imx6ul-tqma6ul2.dtsi index e2e95dd92263..f81cd09fe0c7 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2.dtsi @@ -33,6 +33,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017051 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi b/arch/arm/boo= t/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi index 4b87e2dc70dc..11c8f1af4173 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l.dtsi @@ -33,6 +33,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017051 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi b/arch/a= rm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi index 5afb9046c202..5c90d0a3ee2e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulx-common.dtsi @@ -39,5 +39,6 @@ MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02 0x70b9 MX6UL_PAD_NAND_CLE__QSPI_A_DATA03 0x70b9 MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B 0x70a1 >; + bootph-pre-ram; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi b/arch/= arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi index ba84a4f70ebd..133961ee7283 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ulxl-common.dtsi @@ -44,5 +44,6 @@ MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02 0x70a9 MX6UL_PAD_NAND_CLE__QSPI_A_DATA03 0x70a9 MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B 0x70a1 >; + bootph-pre-ram; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi b/arch/arm/bo= ot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi index 8541cb3f3b3e..1224ef132439 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2.dtsi @@ -38,6 +38,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017039 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi b/arch/arm/b= oot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi index be593d47e3b1..6dd1b359e086 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi @@ -38,6 +38,7 @@ MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x00017039 /* rst */ MX6UL_PAD_NAND_ALE__GPIO4_IO10 0x0001b051 >; + bootph-all; }; =20 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { --=20 2.43.0 From nobody Fri Apr 3 07:59:57 2026 Received: from mx-relay99-hz2.antispameurope.com (mx-relay99-hz2.antispameurope.com [94.100.136.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 862DE2D1916 for ; Wed, 18 Feb 2026 13:25:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.136.199 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421106; cv=pass; b=RSsgLF9PBb7d2ZbuyUiLlTP9oyxLqVVEVA1C+upJUYxyCQgGCZtKfnpXx9Y/weBECOs0sCqkjYLxNHFIX7xRZjuGyddZWZl9cs7L0KOt00nJc2yRYpQWCiKKtkqRrhZ44GwWJPoFjIG8OiG2smPrHvBDnnid/J4jKUiXO/sCclI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421106; c=relaxed/simple; bh=+VRdDjYGjOAQQR44GAINSO0rtHT3czjpLLS9e/uiIMk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=K9vptJRZ/jGjIp6thoKeSLyxJdCSOpH7v+yBZxnEOQti2O+R5UFAVCF1O7ri76wQWE57Blu+ivW3VLrUHsYKXWQ0eQmrB4yUlHKn1jUAGj2CIkHqjBmrHVbv9u4yUuM1rHmufS0dyZiBaooj/0sEBYUaPijOO74ECGJTC2jRIlI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=Oy34kKRY; arc=pass smtp.client-ip=94.100.136.199 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="Oy34kKRY" ARC-Authentication-Results: i=1; mx-gate99-hz2.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=MoTbc/oD0OyhhEGqv2giwAcUy2p9JS4wITvmke3ZLCc=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771421044; b=H7qOAwhkH1HRq3oJIUhQYNdW8Diq8dM90iEwd7e/H0OvdvH0OwWr/gC1nJfIHO1InAuyRGu/ DHA+7RmlhHjbFQDa+bGyKjzcrzNr8pBgmwCZDOa8TaerBgYGM/NtBpwQc1qy0KxppsZ/YU24+P/ yKTkDKexrLR7upHYTRB+WjVVu8WWrruOrE2MzzSyxKT8qHS0nt3IMHeNH3KocAHRHxdTyeNvkZC 2EzbafiqPw6NuAlT7kLjNq6pd1JjxODmhX0ZBquBQBmNvrmiKJKTITO59dzojFlExw66oSrFr30 XrlHzlDk7lqONd3wTdI6DTP02KDozBUepqptODhyqdE2w== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771421044; b=MnQTsStZh05VqSF1XHYAZ8U+J0klh/UyLNmeKf24XIAI0/wnjU5EThiKFLXsQ+1ifOHVsilU +Xv/z/iEPoaYkQgydR4sUfTwJg9238OHzjoJXQKT9BmNJBI5ji5jGTm/A33ulyPiYbQOsgze2sv /VUm1JCyTabakvHdwwm9QKR2prPaQSoBtW3G04ZA+c/Zwo0JxzHnPVSuIvICrjnsMK63WEgtNIi yGAP7Nr1DKGloa/uO8J8789Xypn0GxHKPJ7LR9QkMU8j/0zzHQnvswl5p3w1KZ3ryzAC/sNQZb3 f+AdbH/y/GpQAZ2jXr84NLEWECwGzkNN6keSFCfqndU7w== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay99-hz2.antispameurope.com; Wed, 18 Feb 2026 14:24:03 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id D5AFB220714; Wed, 18 Feb 2026 14:23:44 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/4] ARM: dts: mba6ulx: add boot phase properties Date: Wed, 18 Feb 2026 14:23:36 +0100 Message-ID: <20260218132339.32157-4-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> References: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: max.merchel@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay99-hz2.antispameurope.com with 4fGHJx4N4Fz28mW9 X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: bfaa624291ef2e7c54e646dbcffdbd37 X-cloud-security: scantime:2.078 DKIM-Signature: a=rsa-sha256; bh=MoTbc/oD0OyhhEGqv2giwAcUy2p9JS4wITvmke3ZLCc=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771421043; v=1; b=Oy34kKRYTRutM/SzKQQK4Wkwwci5BGgbJnWh3AJtLA5h5Iarq6qCJSmtjbLqaM00Z7xbFQ6U PDuVyhhNfhYO3Kxs8UpD0D2vTc540/OLdP0IZyDHapPqicfoWATMwuHCT2eD+RECWC5cYtqc7WU zTb/JTZqmDFu7lp7Rq2h0jSd/SpCJEaQ3J/THL+lW9XMAe9QmcqtB1ev8B3fNjpvYfN9LjTio57 mBcyfzm5711ZHzxCpgzDJZW3RpYm/Qeerb9Kqq86i8Qv2HKqizsx32rpgM/T8iEct5YwY8CQnVO m1lHXDt2R9wIZTUpJoJ02eRWinYueK+t07iycdovHd/nA== Content-Type: text/plain; charset="utf-8" Add boot phase properties to MBa6ULx device tree. Signed-off-by: Max Merchel Reviewed-by: Frank Li --- arch/arm/boot/dts/nxp/imx/mba6ulx.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm/boot/dts/nxp/imx/mba6ulx.dtsi b/arch/arm/boot/dts/nxp= /imx/mba6ulx.dtsi index 65fde4f52587..1fda60d62ffe 100644 --- a/arch/arm/boot/dts/nxp/imx/mba6ulx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/mba6ulx.dtsi @@ -95,6 +95,7 @@ reg_mba6ul_3v3: regulator-mba6ul-3v3 { regulator-min-microvolt =3D <3300000>; regulator-max-microvolt =3D <3300000>; regulator-always-on; + bootph-pre-ram; }; =20 reg_mba6ul_5v0: regulator-mba6ul-5v0 { @@ -336,6 +337,7 @@ &sai1 { &uart1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_uart1>; + bootph-pre-ram; status =3D "okay"; }; =20 @@ -392,6 +394,7 @@ &usdhc1 { no-1-8-v; no-mmc; no-sdio; + bootph-all; status =3D "okay"; }; =20 @@ -399,6 +402,7 @@ &wdog1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_wdog1>; fsl,ext-reset-output; + bootph-pre-ram; status =3D "okay"; }; =20 @@ -494,6 +498,7 @@ pinctrl_uart1: uart1grp { MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1 MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1 >; + bootph-pre-ram; }; =20 pinctrl_uart3: uart3grp { @@ -542,6 +547,7 @@ MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x0001b099 /* CD */ MX6UL_PAD_UART1_RTS_B__GPIO1_IO19 0x0001b099 >; + bootph-all; }; =20 pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp { --=20 2.43.0 From nobody Fri Apr 3 07:59:57 2026 Received: from mx-relay49-hz3.antispameurope.com (mx-relay49-hz3.antispameurope.com [94.100.134.238]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FD9E2D3ED1 for ; Wed, 18 Feb 2026 13:24:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=94.100.134.238 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421053; cv=pass; b=BKjCelnlOqahdndfXRimobTAacx43XDx2JzH6aGjg1WiQr43EbHhkl0sL4vJ4K2jnO4nr4tuAlXQPv+Zg4zl0DiEUTZlFJMD437HekeYW+SJAtd1nFNlay2PADjP2F9bgcPQlki5qP53ecLMq6Pwn5mlrganjCANZwowLFDIQ7Y= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771421053; c=relaxed/simple; bh=P3l/dVJ57TWhUMY71vCumGX3/oMJ1ARLqrmPuHllZ7A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=td2P9g41QoHAnSo+SEL3aUZzyOG8prQVn0+GJA/zu8DPqVFo2Vc+br288/b4XVtueXFQaPITiZ09UVFBV4ZtdIilZ2yrP3t3TVxbljM3tSjYlIm5aoTbeVqXrn6ZYFZAlgf2ii3U5UiqudnHbjy4DI5d9M0isYpfIHi5S7k53ss= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=ZV/MDc1V; arc=pass smtp.client-ip=94.100.134.238 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="ZV/MDc1V" ARC-Authentication-Results: i=1; mx-gate49-hz3.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=PLt6KIS3heA6+KbSYDWlFsnZTNJOkMMZOLH/WTZ53uI=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1771421043; b=jU0PoO2FCzTaIESUZfQ4Di0G0iXKBGoCIRsc+ZnCugNLkLtV5l6gwvtCm9G6b4Ap7QBA710G 3pwLgu1FCnU6lCrcvvgiv6dQ7bBj7Pk0WvcJYOQgCz3yxI/cU8OWmjYhcYT9LyOSPbUJ63ZbGuJ GywA4Ohnftmr9ONKM1msKw5mpTSMnb2mOuZEu1yTVt5y5tfSrUHVNEu5Py5FLVMRQjbUaSU5BZO ljGpllS3z5+hS+MUhV+WM1e3vwHcU7xdUo6NSwXM13HvBT3XRE6B+GznNtDJ2ltKi6b4Td/6zHk QkiRmZuYqsrp5nmYRayhmtXPCqe0WQHJnpCTXUFEh4G4Q== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1771421043; b=RmZqaaNvIC2XJxXmrcr43X1kZmdTfuMilIFXHIwCthr8xJfkbFXhRkGJoGL7c3jtMmT+AuWO rNzqgi5OKfGdo9AXeiAT0h3oaxPlv/2QUWiYgXyaX2y9hz+iZsULZiNJ2E85zB3DqD621yYGl/3 ZI+Pv777iEtugR3+dQMugMjWE7AATHuwsj6IK+A9oh17TQpJACf8enmo4VmzUgI9jvW/dAH7h23 w2flTNVTfJV2AiTiSJFzBoroXy5JPK2vKACbwnpeWETM+tCmFgL9Yt4tlRqkKwHCsEYkrwNAqS7 z+oO/pPmOtN22YWE1tHfXZQAKwzZhlPG6DTsMFta7++Ig== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay49-hz3.antispameurope.com; Wed, 18 Feb 2026 14:24:03 +0100 Received: from merchelm-W2.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: max.merchel@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 841F9220B97; Wed, 18 Feb 2026 14:23:45 +0100 (CET) From: Max Merchel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: Max Merchel , linux@ew.tq-group.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/4] ARM: dts: tqma6ul[l]: correct spelling of TQ-Systems Date: Wed, 18 Feb 2026 14:23:37 +0100 Message-ID: <20260218132339.32157-5-Max.Merchel@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> References: <20260218132339.32157-1-Max.Merchel@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-cloud-security-sender: max.merchel@ew.tq-group.com X-cloud-security-recipient: linux-kernel@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: max.merchel@ew.tq-group.com X-cloud-security-Mailarchivtype: outbound X-cloud-security-Virusscan: CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay49-hz3.antispameurope.com with 4fGHJy1tZKz3ycBd X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest: ccb46d170f3ce977e46404c63492de13 X-cloud-security: scantime:1.867 DKIM-Signature: a=rsa-sha256; bh=PLt6KIS3heA6+KbSYDWlFsnZTNJOkMMZOLH/WTZ53uI=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1771421042; v=1; b=ZV/MDc1Vw9v3MQ+j6fp2ZF3BPa7q5n/TMjm51u0zQxoE3qY6d5/Fu+OWe+UIel46Bfn7Txki Q9dlU/6JNUt+STPSYIuA8XN3MvbA1ar8K1pPEanY39vPedeX8KsHTwvVbnSvViyDswTPLNb169C A+Sy6Vg5sIrO9cYrzT0FMT6kaEqbU+b4YY5y4yKXWyMs2vLWjX+99qH2/s8KyGE6vR+/yd+RkZA Wn8ocuFP1tsL37oqHeAwPyKosSGJLKn/ovZDldf+vVl5UjI/ADe4WzEfDUJKocrMCzwsX6y6DSP xD5Ugvh+TTIsVxyb8Q2TrWdO+/Val5zF8zr51FPrvSYPg== Content-Type: text/plain; charset="utf-8" TQ-Systems is written with a hyphen. Correct the spelling. Signed-off-by: Max Merchel Reviewed-by: Frank Li --- arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l-mba6ulx.dts | 4 ++-- arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l-mba6ulx.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi | 2 +- 3 files changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l-mba6ulx.dts b/arch/= arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l-mba6ulx.dts index 9d9b6b744a1c..9d637c0a12ec 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l-mba6ulx.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tqma6ul2l-mba6ulx.dts @@ -1,6 +1,6 @@ // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) /* - * Copyright 2018-2022 TQ Systems GmbH + * Copyright 2018-2022 TQ-Systems GmbH * Author: Markus Niebel */ =20 @@ -10,6 +10,6 @@ #include "mba6ulx.dtsi" =20 / { - model =3D "TQ Systems TQMa6UL2L SoM on MBa6ULx board"; + model =3D "TQ-Systems TQMa6UL2L SoM on MBa6ULx board"; compatible =3D "tq,imx6ul-tqma6ul2l-mba6ulx", "tq,imx6ul-tqma6ul2l", "fsl= ,imx6ul"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l-mba6ulx.dts b/arc= h/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l-mba6ulx.dts index 33437aae9822..5676904820a9 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l-mba6ulx.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l-mba6ulx.dts @@ -10,6 +10,6 @@ #include "mba6ulx.dtsi" =20 / { - model =3D "TQ Systems TQMa6ULL2L SoM on MBa6ULx board"; + model =3D "TQ-Systems TQMa6ULL2L SoM on MBa6ULx board"; compatible =3D "tq,imx6ull-tqma6ull2l-mba6ulx", "tq,imx6ull-tqma6ull2l", = "fsl,imx6ull"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi b/arch/arm/b= oot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi index 6dd1b359e086..ac18caf5a76c 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-tqma6ull2l.dtsi @@ -9,7 +9,7 @@ #include "imx6ul-tqma6ulxl-common.dtsi" =20 / { - model =3D "TQ Systems TQMa6ULL2L SoM"; + model =3D "TQ-Systems TQMa6ULL2L SoM"; compatible =3D "tq,imx6ull-tqma6ull2l", "fsl,imx6ull"; }; =20 --=20 2.43.0