From nobody Fri Apr 3 08:04:06 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E834C3446B0 for ; Wed, 18 Feb 2026 17:06:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771434364; cv=none; b=sQp8rXfJtTXacGFUpkxlDGH56Pj4DFopq0JQK6drf7DVYaaRxuM1Bi8twsAb6yL35YpLTfQvcgLgex6zSFo/yx4P6BdGoolYyEHVARgRYoF3U16OPgMynlBo2dDT7V3jLSR1UmBhgeNRtkq3O2qn8NTKoEQIvmz3wj+A8aV+ht8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771434364; c=relaxed/simple; bh=u2eRsBUY+B10Fy1cOP701TseAeeal9rQhmGwHyNHybQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UtRRVTmplSoxy9gB+9304VtHJFd2pZMrhbaFzBQ2itdnnRRrYpe3J69VA3HHlzHfYA/X3aJERx7O3CIfC8feN1Nl3JG+9LPdofXUql4OgH80nNL82wpwtyeVuRDJ1JwtnFP2ZRBZAgQ6SU1s4CHni4MiWcuHjbULxQ9r2zR09jc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KBtIZ5Kx; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=jxmCcK7Q; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KBtIZ5Kx"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="jxmCcK7Q" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61IFhOJv4024823 for ; Wed, 18 Feb 2026 17:06:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DYhGzZeDjEEmqrkNxzJpeDV/QE+cJir1CEiuwrGhhyA=; b=KBtIZ5KxD4r9di3t rXKt4XC21kPaK9flpzBC+pax7xVDOokRwaw57FKbYSCJPZcFsbCk8rTzLWlAoFfd sYfxd3Bxh1cr7f3myiC02Vb1Yz87BSM0jo2wChkB1G8Dfu69n5+PclUuJ8xff/9h G3suCDLJyKArPMg0FFfu2rFiIpqdQxvnSeHwKXrjsLHby8SOjbUocWbezrCTJxLY U5azdMx15HQwN7/G5DdeaQSCKypa90FLcsOO1za6rvbCTw8HkwyG3WfnHsq22x3a bf0AUDlQ3he2+PDGF2NuyOc7HQotc4R3vY1e4S1x7aREMokjJ0vGplpEztO4CYF4 vEICaA== Received: from mail-ua1-f72.google.com (mail-ua1-f72.google.com [209.85.222.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cd78c1tv5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 18 Feb 2026 17:06:01 +0000 (GMT) Received: by mail-ua1-f72.google.com with SMTP id a1e0cc1a2514c-948bcdc4aa9so478417241.2 for ; Wed, 18 Feb 2026 09:06:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1771434361; x=1772039161; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DYhGzZeDjEEmqrkNxzJpeDV/QE+cJir1CEiuwrGhhyA=; b=jxmCcK7QqUVzNH91JL5MnrcIgh15jj46W14aLpWWwCDHwGQPZHm0zF0++Eu3nzRJC0 jYwzO8wfP4dTkoK7WB5zhdrQQ6OaUNUNZCFbOHlK5hM0J2/0KOZkCBZwWW1qMuzix2Zx 5cALpNKHTqTstWHebR8o0k7j+D8NUs/FDTbU5Lwv6Me3166ORt0DzLYaua6wpcB1jTqD 4WW6lVsM0SkyMGRMqMFg2NRuXM/StnVA3Y38gc0K44jpduJywgnoGaXL6xd81u4QYwR3 +hRIUZ0vX9+Gj+B+HI51qNihbk1+FW8W/hd9PY3yq6K36l+oYNIOsHDlg3bJsyj0Zt/u F+4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771434361; x=1772039161; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DYhGzZeDjEEmqrkNxzJpeDV/QE+cJir1CEiuwrGhhyA=; b=ruFq2zbBtIWnPdeRrG4GJjhtPyEdcdfthmtsuP3GBmf85TFKIIYljOW/3zDY+5Ob1h fVIJRvs9sKyI4sEPTUlS0hy2ZLZTS/yuLw+hP2K+t0Nf6w1S8IkFaalMMZFB9u/i5GCy 3SBIKF3B5NPmdU2D8ZSt7YuAeBaLrxwSqFG49TkaREdsc4GDtJdkF0QxsBC9r1aFCN6L p3iYQ8J+24HPMbHjuiwTNKzA5R93HrMoLLfskm6viFaMYlcVD139Y/sIpLHUz1EoiKXR Zgc5E6zeKuCkKBqvu57A7a/iTgsCW82ltYPxJ3A3z/vfJfP7/0Ve2S2eJpS5bVMS6WwW 1a+w== X-Forwarded-Encrypted: i=1; AJvYcCUhYkO9AwYxv6bFEPaKaumcoaDO/7WBhZOIGVGT6xrQrF+WVy6V9ai2HmuVgQb2erOThRzr7u9IgUSR7to=@vger.kernel.org X-Gm-Message-State: AOJu0YxgEET7VvGFH1YpxeCgm1APag0hDorqhqWqzlF+ib3ccEtSYSfg 99PSnKY+ysHQPvzA6h97OEOXTlwCDXjQp+rWLK2PpkBJNHQ9F44zeAZ9CotQtBoKeC+obnRFgKh Va/r5iM5tghZYJ+s4zfhtxuf89kzVBX35bzAO/EObWouvwmzvY5qW67wOoY6/+DBibRg= X-Gm-Gg: AZuq6aIqqhVFCAkGUPtEgzixJzSz+wUtiVekPsKBcpb2kve8CGvnuKM0Pe73aTabtz2 ofFsSvdJytqjDU8BxhLlh+EsmgB5ov8uifMPPqnnR5ve8eXNhtHzoKZ+9RzT2X9aD+z9Qv085y0 ytejfqJGZKP9GgicPLb7fjgh4J5ITScIP0qYgBBFUWDXrpzDwknFfzUYFsPiqcvgvXjrvi7BinC 8jXt7trEqiE+ibRoaOYFd+lu80YjgiipGM5uIOREdhKSEDm6V8MuJhb39XLfi3wY3iW+8TnQN/B 5xaV3B3pr/hSRp1BdVhLoZ1u40EzKA4tnNxifur+hFc1QkUnCR7H8yWRO0h1/8B+an+ehBUXPUS 4r3TgnaXlxfDcr7u970woaogeMwLKH2Tnz7c6IyNVcDp88Q== X-Received: by 2002:a05:6102:370e:b0:5f7:24e9:6e91 with SMTP id ada2fe7eead31-5fe2afc9788mr7080992137.36.1771434361067; Wed, 18 Feb 2026 09:06:01 -0800 (PST) X-Received: by 2002:a05:6102:370e:b0:5f7:24e9:6e91 with SMTP id ada2fe7eead31-5fe2afc9788mr7080952137.36.1771434360534; Wed, 18 Feb 2026 09:06:00 -0800 (PST) Received: from [127.0.1.1] ([178.197.223.140]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4835d994670sm482188845e9.4.2026.02.18.09.05.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Feb 2026 09:05:59 -0800 (PST) From: Krzysztof Kozlowski Date: Wed, 18 Feb 2026 18:05:42 +0100 Subject: [PATCH v4 1/4] arm64: dts: qcom: sm8750: Add display (MDSS) with Display CC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260218-sm8750-display-dts-v4-1-1743e9848864@oss.qualcomm.com> References: <20260218-sm8750-display-dts-v4-0-1743e9848864@oss.qualcomm.com> In-Reply-To: <20260218-sm8750-display-dts-v4-0-1743e9848864@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio , Dmitry Baryshkov , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=12234; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=u2eRsBUY+B10Fy1cOP701TseAeeal9rQhmGwHyNHybQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBplfFwvWrE7/pkHfx5lLlO1JU9Ezh77K7Fm0CMz WLR01T/gP+JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaZXxcAAKCRDBN2bmhouD 1xS6D/9XkWph5R+O3L+VDyiOgqzsWOGAyxoUGk0Km9dgbVimUfKGb6UFO1Ue1CaSUHO8ONIzWK3 t3kaEwd12n20dcMIY8qpvflhtm25nmp0vcM+ZlxBnejXjl0YWAiBZzE6HO6dMYqHQk1WeZuJrEF VNRjYPLj7ALu3pW0wbfSmvrLwngTifd5vSrnjUyRMxQaYaQFdbVR+WGEoeeamQOhLESP1TnVGWU JgSiX8uvd5iatYQc/IAZTm3UmsDbF1eFSFrAyXslx3bnHn7MVsg1H0g7ONDcr02MDccRb2cBVNa VBBUCRvsezqHKvDHFgYs7Sr3kkkXAiFl9ujcbBxNQ6NCludD4li2XRxFYxSs2GofU6NwgeGxGT0 3KTpNYbkUqNU6ek3l9mbMYlOEILbVG8pKPq7X5J+tfKYKiy7Ix8Y8Qzkygttennpike5ESInRrd UGLlikIbjTmtpb4nJw22PEu/HQdjCajt/3HEgIQsTkgpv+KwcFJLhynIlZUh5iWK9wM1KpqN0e3 pKvz4aMKIgVTTxCjE3B2yREPzhm2SEOOuGQn8RTGlPQW1LFi6wmD9UBruRNS+Qk6qqJbo6jYc57 Ep8dSXomPv3vjOs068v6kwMu9yIxoJkyJfd+EgByIAQjkI599Qbyzl3mEUqpYgaJ4JXKUpVxCrL GLxLeusrN3rqZSA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: Ikohi-7d4LOktqzkfGNJpM7ytjVxNSTj X-Proofpoint-ORIG-GUID: Ikohi-7d4LOktqzkfGNJpM7ytjVxNSTj X-Authority-Analysis: v=2.4 cv=P5k3RyAu c=1 sm=1 tr=0 ts=6995f179 cx=c_pps a=ULNsgckmlI/WJG3HAyAuOQ==:117 a=6nO30s3o7FuWeffXwhKHTA==:17 a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=UlFr-3dliyVKfTjn4ygA:9 a=QEXdDO2ut3YA:10 a=1WsBpfsz9X-RYQiigVTh:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjE4MDE0NiBTYWx0ZWRfX7lj+u4jaJ2jl uhWQzQFQ8gPLkX8kXRDsQx8XLavFwD/mS9oi1ctr6DUkgBnBR5h3DnfU2UnwpqRbJhUlXIG6qhR WB4HxBHAkLQ/n5Z6RDDSV/VIYQCUqOXA5rD3zw1StGzaVMYmV3z9gQJ0fv8ETEiv06n7RZou4Eu 5OVmn4J2B2LSJIEfRJ+i6xJQzapOMwhQD97m3XjZcqCs8y2yzLaD+UCVMTwVuP3kZ2MC5ddhhlN YM2mkE5Uw8rRxbX3a10LNnPV/p/zGoZfnsPmmn/GnZ8FoPEryAylUGbos5A/ztG++RFTbhmeSgX QwNiTI17kWplWngt7putrRBBNWYFCjksrqWf+nCawWdIu1/3EhKza6RcZ/xzrBy11CYKLxbVzDE IvYESk8EkjjAKHv49Xbe3+AARy/hRkoxhybqEBW+1zrSVv3aUMr5WvG5KNDifqt8/kCB6oIM1WQ wnWvO59ZXSHM29Vtt2g== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-18_03,2026-02-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 phishscore=0 lowpriorityscore=0 clxscore=1015 impostorscore=0 bulkscore=0 spamscore=0 suspectscore=0 priorityscore=1501 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602180146 Add device nodes for entire display: MDSS, DPU, DSI, DSI PHYs, DisplayPort and Display Clock Controller. Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Krzysztof Kozlowski Reviewed-by: Taniya Das --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 437 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 437 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index f56b1f889b85..82963f4a6a55 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -3,7 +3,9 @@ * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. */ =20 +#include #include +#include #include #include #include @@ -3001,6 +3003,441 @@ videocc: clock-controller@aaf0000 { #power-domain-cells =3D <1>; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,sm8750-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc MDSS_GDSC>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,sm8750-dpu"; + reg =3D <0 0x0ae01000 0 0x93000>, + <0 0x0aeb0000 0 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz =3D /bits/ 64 <575000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + }; + }; + + mdss_dsi0: dsi@ae94000 { + compatible =3D "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae94000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC0_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,sm8750-dsi-phy-3nm"; + reg =3D <0x0 0x0ae95000 0x0 0x200>, + <0x0 0x0ae95200 0x0 0x280>, + <0x0 0x0ae95500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dsi1: dsi@ae96000 { + compatible =3D "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae96000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc DISP_CC_MDSS_ESC1_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC1_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,sm8750-dsi-phy-3nm"; + reg =3D <0x0 0x0ae97000 0x0 0x200>, + <0x0 0x0ae97200 0x0 0x280>, + <0x0 0x0ae97500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,sm8750-dp", "qcom,sm8650-dp"; + reg =3D <0x0 0xaf54000 0x0 0x104>, + <0x0 0xaf54200 0x0 0xc0>, + <0x0 0xaf55000 0x0 0x770>, + <0x0 0xaf56000 0x0 0x9c>, + <0x0 0xaf57000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + }; + }; + }; + }; + }; + + dispcc: clock-controller@af00000 { + compatible =3D "qcom,sm8750-dispcc"; + reg =3D <0 0x0af00000 0 0x20000>; + + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <0>, /* dp1 */ + <0>, + <0>, /* dp2 */ + <0>, + <0>, /* dp3 */ + <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,sm8750-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, <0x0 0x164400f0 0x0 0x64>; --=20 2.51.0