From nobody Sun Apr 5 13:13:35 2026 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 02E7536F41F for ; Tue, 17 Feb 2026 17:24:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771349093; cv=none; b=kYMNOoouRJbv0+ADdxn1krHP7xgx4Qmg+s3SD1xhyKX1FFKAep3q/gnvR6Nbh+V4LihbGbrAuHAjSXTC7DZL51BAymDnla2or0vbCD4yncmSbgNTVuLJjbhFZ/2QPDeajYU1uXjUAq+NLk96ikI0hIAaGR3ln/WiwKRkvXskXGs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771349093; c=relaxed/simple; bh=kYWar43X3FzHb1kOCL6jOOzDoHKAPCULu4KXYrqGWtk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=i0Q+oIpX9mb+ACpnCPYT5p186BTN6AJ5CNZM9a4rmchHad86j29vu1iGt3EAvhl2+0OUxN+z8duXoX8u5dYLp3ZWuwYnatRf+KFz/kabT+1gkLe1tKqj8M8EwooUyXwy7zM7L37zYi98GZI2Yhihi/KN72LLAp5ooc/C+OBKmos= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hI1QJqUk; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hI1QJqUk" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-2aae4816912so30977645ad.2 for ; Tue, 17 Feb 2026 09:24:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771349091; x=1771953891; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=oIf2W/UVc68aR6lzv7jLUHhKkekhiH4laPerHLqaDAk=; b=hI1QJqUkELwD0jsaFr0X3kdvkx6V8FXkE0Orz1LvuxfDBAOIRwhbm+u63MNXrF7Nut mIduDeR5L5fw1ndncths3H6Vt0Q/Idh1CskOD4TjJ9t5qjPXkIcm/8r5p0f3O99R8Rd2 l1qdX3mw0Hdc9uClsnFzzGakLsdcja7LF4mfPXK0s8PE1lmk37shClkBNyJCFUc9laFy M0bdsC+V572JfECY0Dy4tiVUSBI9oWN17R8qNkTljXR69lUO2sQP1yRxkpd3mCXKKSde pDtbGo7oskhkciggoGhL2KIrR4/MDT+2HbhY4Fk4mMf15eMb5VouB3POg7XPOml0d0Z7 hWkg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771349091; x=1771953891; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=oIf2W/UVc68aR6lzv7jLUHhKkekhiH4laPerHLqaDAk=; b=RtWGphyYbRjFr6EgmwGItTPchcvIboRZUimOLvwx/2g+SdmRVvQaMoKV2u6V96s4d1 xs4k90BPlb6FJAuFDCGR2UBQfcJF4qrVnsFdwm8VTuwRqtqJ0tJGTOywzvLstg5Etk1x FtdWxNE7t8pkW4fNo+CZ+XA/QphfBwwaFxfkSnGMPdknE2Qhb9qV4aQKKy5sUJRE8muC LgFs9+zKB/96psrRrlza12mSn8HqEhSg7DSOAfbgvw8AoW+axsHAyei2qNmhKFLj7l8g FGAmhEQI+8bGJM1K1OLzTqHZFsE1PM40pT5BfOKUBq1NNqNWzRzqhePexc4UbbskusfY REQA== X-Forwarded-Encrypted: i=1; AJvYcCXPFksVdRzljisN6ZcUDZ31rb53IKtQnS4up8dh7h0Q6upfQcPke/olEgX0X9zMLeX0J3qkyXjGnQ5zpas=@vger.kernel.org X-Gm-Message-State: AOJu0YzKKQSdNRrLzV3tigQc71UVViK5dR5pgPcFMeNJ2GYQv3BRn6Uq QHHveBYAgKdOBd5CkemP23iGH7tKWHadTw+K4kfd2Y3Lp+XnA5gb5gPs X-Gm-Gg: AZuq6aLe+UZS/Gw8XcwC/DT3AOzdBk2NgTH/RRHrDdLSqvcgJQ5FzVKFnhUpTkQmwL5 G0dweyrQuZ1LI4k+gIYQvtJXh0hb3Qu0DiKAaJdnACQFa95r+Pq6ata3GBFzw5JYMFlwLg9O6ao ljWun/1pWdYss9WkkePNPqWSZW/IKJ3lnuJb1Z0GDjYzgmtHhYp4bJFj6B+KV/YzkEfqCqjKtOQ DeXUR9PTMIWs+Wo2apGKVGdwIPrI0xtbLjl1O6Z7pPyJE4wFYmL0UEtPYE2tvi/ehAssNaYirjh OecUmBEDzz2pJJx6YBtX0UUqnrwtHP3bOLeQfjz4iP5NawXxFILPCIKXwbKfjS8J6sjcnDG98bk e8EMgoCrYaLWA7T38MkuhITtgM+OGPI1AD3NX7m3qgY+iBVXYS+vNuMUdpmDNIXlJ8GdSBQJOMT I7ZzZYXWqbuIyx3/NWLTUgouSV7hsmQO6KbVjZDjImYeSKRari X-Received: by 2002:a17:902:db0d:b0:2aa:e21e:bfc0 with SMTP id d9443c01a7336-2ad1754fcf7mr120165095ad.47.1771349091328; Tue, 17 Feb 2026 09:24:51 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([223.181.109.65]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2ad1a7145cbsm146880305ad.30.2026.02.17.09.24.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Feb 2026 09:24:50 -0800 (PST) From: Akhila YS Date: Tue, 17 Feb 2026 17:24:23 +0000 Subject: [PATCH 5/5] dt-bindings: arm: atmel,at91rm9200-sdramc: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260217-arm-microchip-v1-5-ae5d907e10e3@gmail.com> References: <20260217-arm-microchip-v1-0-ae5d907e10e3@gmail.com> In-Reply-To: <20260217-arm-microchip-v1-0-ae5d907e10e3@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert RAMC SDRAM/DDR controller binding to YAML format. Signed-off-by: Akhila YS --- .../bindings/arm/atmel,at91rm9200-sdramc.yaml | 67 ++++++++++++++++++= ++++ .../devicetree/bindings/arm/atmel-sysregs.txt | 48 ---------------- 2 files changed, 67 insertions(+), 48 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.= yaml b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.yaml new file mode 100644 index 000000000000..76cd8f73331c --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.yaml @@ -0,0 +1,67 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel,at91rm9200-sdramc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip (Atmel) SDRAM / DDR Controller (RAMC / DDRAMC / UDDRC) + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The SDRAM/DDR Controller (often called RAMC or DDRAMC) in various + Atmel/Microchip ARM9 and Cortex-A5/A7 SoCs manages external + SDRAM / DDR memory. It is typically exposed as a syscon node for + register access from other drivers (e.g. for initialization or mode + configuration). No interrupts or clocks are usually required in the + binding. + +properties: + compatible: + oneOf: + - items: + - const: atmel,at91rm9200-sdramc + - const: syscon + - items: + - const: microchip,sama7d65-uddrc + - const: microchip,sama7g5-uddrc + - items: + enum: + - atmel,at91sam9260-sdramc + - atmel,at91sam9g45-ddramc + - atmel,sama5d3-ddramc + - microchip,sam9x60-ddramc + - microchip,sam9x7-ddramc + - microchip,sama7g5-uddrc + + reg: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + + clock-names: + minItems: 1 + items: + - const: ddrck + - const: mpddr + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + ramc@ffffe400 { + compatible =3D "atmel,at91sam9g45-ddramc"; + reg =3D <0xffffe400 0x200>; + clocks =3D <&pmc PMC_TYPE_SYSTEM 2>; + clock-names =3D "ddrck"; + }; +... diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt deleted file mode 100644 index 5ce54f9befe6..000000000000 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ /dev/null @@ -1,48 +0,0 @@ -Atmel system registers - -Chipid required properties: -- compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipi= d" - "microchip,sama7d65-chipid" -- reg : Should contain registers location and length - -PIT Timer required properties: -- compatible: Should be "atmel,at91sam9260-pit" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the PIT which is the IRQ line - shared across all System Controller members. - -PIT64B Timer required properties: -- compatible: Should be "microchip,sam9x60-pit64b" or - "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" - "microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for PIT64B timer -- clocks: Should contain the available clock sources for PIT64B timer. - -System Timer (ST) required properties: -- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the ST which is the IRQ line - shared across all System Controller members. -- clocks: phandle to input clock. -Its subnodes can be: -- watchdog: compatible should be "atmel,at91rm9200-wdt" - -RAMC SDRAM/DDR Controller required properties: -- compatible: Should be "atmel,at91rm9200-sdramc", "syscon" or - "atmel,at91sam9260-sdramc" or - "atmel,at91sam9g45-ddramc" or - "atmel,sama5d3-ddramc" or - "microchip,sam9x60-ddramc" or - "microchip,sama7g5-uddrc" or - "microchip,sama7d65-uddrc", "microchip,sama7g5-uddrc" or - "microchip,sam9x7-ddramc", "atmel,sama5d3-ddramc". -- reg: Should contain registers location and length - -Examples: - - ramc0: ramc@ffffe800 { - compatible =3D "atmel,at91sam9g45-ddramc"; - reg =3D <0xffffe800 0x200>; - }; - --=20 2.43.0