From nobody Thu Mar 5 08:17:51 2026 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F24102E22B5 for ; Mon, 16 Feb 2026 20:19:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771273165; cv=none; b=kRd98y19UBT7Z5xVEJsGUivJZk5cluKE+AcoaD84w1pblm5WOlTDHhCSDO+ovHI3b/18eaArTRzIumZ0927JRncDxK0zf1WVJjPvg5/EtMMonCm1LYUwWig1IqfDr+bL/c2peEutiZvno2HLKtTwP51ftFuPVoEVB2dnvIrFbjU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771273165; c=relaxed/simple; bh=dJfnYlid35pe2SJSokRooiDlcSYvPD84HLVz24A0UXA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Afv4WXJ+HjQcAPDkgMWfOcAgdHb78rV+F+muwFVGLMmEiTKL5kbLz6f3q8S24pWcvsoFDPMPmHlomdGS/fi0BV1Dw2r4A9FbAXz8eMbWP6UvfDx1PuWFbsMMuaDuFP6NhdO5qfdwUdTftU7yOJ4S+7qNIi+aO4U91WJfLjewx3I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ELxAEaBJ; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ELxAEaBJ" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-b8869cd7bb1so557964766b.1 for ; Mon, 16 Feb 2026 12:19:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771273162; x=1771877962; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p9GwxEw6MSCg9oWHFrNUkW5VtcIdCqzBst6/spWlTtU=; b=ELxAEaBJs+vLeakUa0S5ZA6tH4xEZoYLJ/gV9BMJ5LgFobDDGdRaqF7gJ3qCsbTSDN V027evUup8PMtJDCBBpgleJYR8uhYHz0oNKM9wxQ0sMFPieiZsN9IMkegLK9Dnc9lgsu plNN4vf4GIj66s9LSjuQI6DnS9s8/wZJLgTiTJEsTyCsT2Z8WMcdZAp4hxQwjC1kjaJx 4VIJyaPjLUsLCs7a0qAUfxxWaPC/rawnY3/ibfOkL/58sot+7TcfMSUlWP1ukjp1vf0A rrlbEAxyU12G+D/ZYZ043eiaIhuy/tkXOrwwjL4ZDxN7qfu7fma3f9LZFvfsz7S5bsaa duhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771273162; x=1771877962; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=p9GwxEw6MSCg9oWHFrNUkW5VtcIdCqzBst6/spWlTtU=; b=lEyuIHG/lqSd265t/foRppXhXajWgK7cbDYDyOiS4Bp4+IkoClej7Q9cGNQSAsrPFZ 9kDCPWqTxpBXZHzuFrb9/LQELg2/Ke5rOyFYxySerJe1F1LraBGvsMvF4rnzu2aVxPT4 SlYHkSS2uGnGytE25Pq1iXsR9NI7ke8Ygy17E0nZigZaNTYctAJBqxlwtw7ciA3bl44O hZ9twwtE8MgMXpwVo7RJjjdHtyHNgoTEU4TAtzHIwVJnZwUHiya2q0oA0XrOpp8LNuHC aZxdUf954Lqcj5b8pvHUJkG3vMLRIk3OShFPh1GT0aAms1Wggw1kQMeXSwyiIId8cTYv CjaA== X-Forwarded-Encrypted: i=1; AJvYcCVlRmbjRbYx9ygEbZ3SOMi0SFY/nRBpEHptEpaBqxa5jPgTn4kCcUDar4ngcPTY0kC4ymuq333NHvjUIs0=@vger.kernel.org X-Gm-Message-State: AOJu0YzMoKooJjXUmCTmIB79xES2OvyhI1p+o06vlA9U9f52kqwa2Mw3 p/uVwtYB30IaL3REl31jn6M6L7LBEbCqQr3a5+YeLjOrRPKgpi2dewJIveuEqAgWal4Oag== X-Gm-Gg: AZuq6aJupLfuPKwndFzv/aFMRO7KENTsKa+le3yla5GY7/iPtUAi/QzHTgBNv2M6vh/ KJYoKghKzJJAYHCPW2/4SaeRz7HbGwFfELsmAVfbHaWegh/0ds67Cn17PdvAUn9G7YYaKZQ7Jw3 /kt51fHKfbKjZuNh+WqeDG2iapgoRsB1IKX3ki7oZAxhIMXhqNT3Am5uwd+J2N4tjWCUKZ9Zjd1 Uf4UR2pCQr0biukJ7LKmEOXhiYmxOaTYOVBgBDlo3ef+/YbBpDcKyqdCh4lQZvNRT+cB1zfvWZo lcW4/pPUSu0P1Epbw4p8fIPy3ko7dNnlWckT4HbWRI4IpaW+s9xWbKvxMqi7UM1FVo2THonzqw1 Ft76H8TZn6E6TDd4u6k0slm09f7hldGZ9D2mqI9L4ApNnFtzSaZEYL2No9vsdB7AENWXGJx45LQ euBvx1S5hHbXY2SKxhu7A7c2/v2JdlIrpoB86ufF5VO2uPSdp6HJ7OU5+mk+jeWHNfpSEA/H3Pb GmUIQr0AbBg0Mjcgg19se8aqcvZLtYv2cgu+EmNVlVHv2cx5dW9rOVFYOru2SlbhTgtEzf0Fhhj sKF2zjM/iQ0r X-Received: by 2002:a17:907:8688:b0:b8f:a85e:6d3c with SMTP id a640c23a62f3a-b8fc3c468dcmr538308966b.41.1771273162234; Mon, 16 Feb 2026 12:19:22 -0800 (PST) Received: from cs-874966990260-default.europe-west4-a.c.i2f7e30109524dc12-tp.internal (170.212.12.34.bc.googleusercontent.com. [34.12.212.170]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8fc735e4cbsm293498466b.13.2026.02.16.12.19.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Feb 2026 12:19:21 -0800 (PST) From: Artem Lytkin To: Greg Kroah-Hartman Cc: linux-staging@lists.linux.dev, linux-kernel@vger.kernel.org, Artem Lytkin Subject: [PATCH 1/2] staging: most: dim2: check return value of clk_prepare_enable for PLL Date: Mon, 16 Feb 2026 20:19:20 +0000 Message-ID: <20260216201921.1788-2-iprintercanon@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260216201921.1788-1-iprintercanon@gmail.com> References: <20260216201921.1788-1-iprintercanon@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The return value of clk_prepare_enable() for the PLL clock is not checked, while the same call for the MLB clock is properly checked earlier in the function. If clk_prepare_enable() fails, the driver continues without the PLL clock enabled, leading to undefined hardware behavior. Add the missing error check and disable the MLB clock on failure to keep the cleanup consistent with the rest of the function. Signed-off-by: Artem Lytkin --- drivers/staging/most/dim2/dim2.c | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/drivers/staging/most/dim2/dim2.c b/drivers/staging/most/dim2/d= im2.c index dad2abe6c..1f07c37df 100644 --- a/drivers/staging/most/dim2/dim2.c +++ b/drivers/staging/most/dim2/dim2.c @@ -944,7 +944,12 @@ static int fsl_mx6_enable(struct platform_device *pdev) } =20 writel(0x888, dev->io_base + 0x38); - clk_prepare_enable(dev->clk_pll); + ret =3D clk_prepare_enable(dev->clk_pll); + if (ret) { + dev_err(&pdev->dev, "failed to enable pll clock\n"); + clk_disable_unprepare(dev->clk); + return ret; + } } =20 return 0; --=20 2.43.0