From nobody Fri Apr 3 03:12:33 2026 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D70827FD52 for ; Mon, 16 Feb 2026 08:57:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771232244; cv=none; b=QnsZo6os9XVFYHlQG11MecBNHO4zSw4O1x+7mxba3V6fjYyk2dtuiDP1n6NzxpuL/nic1jrxYmJzC4ji8Ku96O7oU+YElQhxxL3xlujpv6TZ+zD0GKQE2aT6Yewueu71XtaA9FjCdJcSNgrkVInOKbjl7zfMlOWMYrtP4Tup8rg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771232244; c=relaxed/simple; bh=Gvde/uR5jcPqoS06BhP+QGqm5hlplEzw4mjC+DC+Ypw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rVcC6mIvTKjFDMmhEN8nBhbl6/+/kbhq1mgGSz3JgGQqryfidO9NDVLDA/Uq0Td7+m/icuEyJXRWFRM5Z95UoDLMEfdiAeCUU0p9H2BeZhBhF583SVXAI60n6NFeiY6P5Jxo6yWmCfTy3Y8ZSu9roMTqjfDKBxi4Be2MX+H37JU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=zgqw5BoI; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="zgqw5BoI" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-65a3c6f587cso4019784a12.1 for ; Mon, 16 Feb 2026 00:57:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1771232240; x=1771837040; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2wlsim1bO6kTzzi67XjtieI49JbUy+n4SVU6/pGgHf0=; b=zgqw5BoIT9hTK6yKLl4oQraz8H7Eav4HMgC9b/o7RGqdlySUNtb86z4tJR11byvboR glGNTdzAOL1zRahGwXamhhDduGAJI6pMCSzhuqqq2qyRA7HI2G7gVN7yEqcvfXZrb/EA l2ccYoRjqh5VPW1QndCSxPBN5KrWrEDpC+zFD7axIKN8QrWdHOBVhwgAGU69dZI1BSEu rkfbxZWO7Cy2jf2BEp/WTVOJXD4uStbmolK3h7yArU5bbMBghPQZs4rZVulzkYL1dDXA ar/E7A4Nk+A7/lZR0Pp8mjuVG1B+I6jvn+/+ypbZ4U/5PRp8bf+qIOKPTdFtlQYzvW1u gWdA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771232240; x=1771837040; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2wlsim1bO6kTzzi67XjtieI49JbUy+n4SVU6/pGgHf0=; b=Pj0lA5zKE7ZZ0ET5vs8J3S3AI7p3QT/p3FR4xW2jHDm7sF2eRzUHVdCPn4XQK7SGUJ So57iMiT9g4XFXmX+JkkCkbqVPGXNm7foZ56PlpR2plgle7+DJwC7NKxBYa2ZWJoOPhL L1S6LdGfucGln6kvRYCC5DG5ZZXaHf6/Jtw5Jq8Fstqq/iKDCyYLyZ/lIYcrZQyAKP7K mX7uNixZEZ4+rePSuFTr8ofSYHQbyDj0nut0zVsoahIPsYAJ1Cyv5FdPuB+ULDXU9NG0 6Rq6g0kQrNRioPREbJfQr5BZ/8iCkjOJCxJ7G7DOYYO5j655CYNvS9dal2YKSnPx0MVI 2Xlg== X-Forwarded-Encrypted: i=1; AJvYcCU2kV+i5E2Bsi8WiU911WVwZ5YlApuBIZQopWgs6CpE/EvSHnXcNiIjJb9GOcfosh5ZK5r/6Patdrc1kf4=@vger.kernel.org X-Gm-Message-State: AOJu0Ywq7IxMsyNhdJdMiBm/LR/g/HoEVZL3PDuEi8XR2efS+nLCvHSV ISKWc40iQRPrVJGG1bzhR1sHTxEYjXDLnOHWgg3v0aYtoC+fdRzoDpaJ0NlCTW43TXQ= X-Gm-Gg: AZuq6aLaFUBPs3xqXWPL2QKyiH668epH9GkgcGfrPbR/dMcNmb0/sm8X239lqzjRhp0 EAF0T1N8STFFGg6XUrSU6d4Z2eZfrxb3HPZ0ZYQZDP5T3c/KCNpCbdLajXVMp4jSDCgDdqbfUXC DUQQOlWpJ7o/A2kDBlK6uMOPV92w2ZRh3m1cAj0O+8JupuP+YQPkz9VNcb54GD7PVfIWxBtWYV1 gW2Gtvkw5l5cLnm61WUj72DVwRSvKGamRuyWkIdzEU289NeIMiRi7/qBkcl0BFewnQ6IO+H1kyV Ak+jAB9c+HFz9N7RA+qoqcsuiF0MSQ7z2j8wXo9MmPu06KiOmi24WgHQhAo23J6qGOg7teJfZtd GPk67+SnQniWxBgzPJCSoSoovy/ft15x4N6AYjXhn0D43OzxrmQfwb5u1SOrwMoC/upx+AS2wO0 Hq2gJmI6/JDaC1KygZwvyCDGB3MJcPAlSv66gFLj3SZ38qENyh8sv/Ll/qq/ta2Mj9IfaY3WPrj 95NpFqsTkCvxV+y X-Received: by 2002:a17:907:1c28:b0:b88:f0f5:382f with SMTP id a640c23a62f3a-b8fb4179808mr515778666b.2.1771232240429; Mon, 16 Feb 2026 00:57:20 -0800 (PST) Received: from [172.16.220.101] (144-178-202-139.static.ef-service.nl. [144.178.202.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8fc769437bsm236867966b.61.2026.02.16.00.57.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Feb 2026 00:57:20 -0800 (PST) From: Luca Weiss Date: Mon, 16 Feb 2026 09:54:21 +0100 Subject: [PATCH v4 3/3] arm64: dts: qcom: sm6350: Add CAMSS node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260216-sm6350-camss-v4-3-b9df35f87edb@fairphone.com> References: <20260216-sm6350-camss-v4-0-b9df35f87edb@fairphone.com> In-Reply-To: <20260216-sm6350-camss-v4-0-b9df35f87edb@fairphone.com> To: Bryan O'Donoghue , Robert Foss , Todor Tomov , Vladimir Zapolskiy , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1771232235; l=7482; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=Gvde/uR5jcPqoS06BhP+QGqm5hlplEzw4mjC+DC+Ypw=; b=jGJMcHyS/Wyj0LMbq7NQBVdIbnlWjwhfgTkb7qi9/9q6bKJNucQUhBKbi1QzcWKkRHYKHXL7p ZMiVRXSY1zgBKEpJOY7KG4VIfwQopNdZoluZvcJ72eKYoeo/hkgoUrT X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add a node for the CAMSS on the SM6350 SoC. Signed-off-by: Luca Weiss Reviewed-by: Vladimir Zapolskiy --- arch/arm64/boot/dts/qcom/sm6350.dtsi | 233 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 233 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qco= m/sm6350.dtsi index 9f9b9f9af0da..9ff9508c5ce6 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -2161,6 +2161,239 @@ cci1_i2c0: i2c-bus@0 { /* SM6350 seems to have cci1_i2c1 on gpio2 & gpio3 but unused downstrea= m */ }; =20 + camss: isp@acb3000 { + compatible =3D "qcom,sm6350-camss"; + + reg =3D <0x0 0x0acb3000 0x0 0x1000>, + <0x0 0x0acba000 0x0 0x1000>, + <0x0 0x0acc1000 0x0 0x1000>, + <0x0 0x0acc8000 0x0 0x1000>, + <0x0 0x0ac65000 0x0 0x1000>, + <0x0 0x0ac66000 0x0 0x1000>, + <0x0 0x0ac67000 0x0 0x1000>, + <0x0 0x0ac68000 0x0 0x1000>, + <0x0 0x0acaf000 0x0 0x4000>, + <0x0 0x0acb6000 0x0 0x4000>, + <0x0 0x0acbd000 0x0 0x4000>, + <0x0 0x0acc4000 0x0 0x4000>, + <0x0 0x0ac18000 0x0 0x3000>, + <0x0 0x0ac00000 0x0 0x6000>, + <0x0 0x0ac10000 0x0 0x8000>, + <0x0 0x0ac6f000 0x0 0x8000>, + <0x0 0x0ac42000 0x0 0x4600>, + <0x0 0x01fc0000 0x0 0x40000>, + <0x0 0x0ac48000 0x0 0x1000>, + <0x0 0x0ac40000 0x0 0x1000>, + <0x0 0x0ac87000 0x0 0xa000>, + <0x0 0x0ac52000 0x0 0x4000>, + <0x0 0x0ac4e000 0x0 0x4000>, + <0x0 0x0ac6b000 0x0 0xa00>; + reg-names =3D "csid0", + "csid1", + "csid2", + "csid_lite", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe2", + "vfe_lite", + "a5_csr", + "a5_qgic", + "a5_sierra", + "bps", + "camnoc", + "core_top_csr_tcsr", + "cpas_cdm", + "cpas_top", + "ipe", + "jpeg_dma", + "jpeg_enc", + "lrme"; + + clocks =3D <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAMCC_SOC_AHB_CLK>, + <&camcc CAMCC_CAMNOC_AXI_CLK>, + <&camcc CAMCC_CORE_AHB_CLK>, + <&camcc CAMCC_CPAS_AHB_CLK>, + <&camcc CAMCC_CSIPHY0_CLK>, + <&camcc CAMCC_CSI0PHYTIMER_CLK>, + <&camcc CAMCC_CSIPHY1_CLK>, + <&camcc CAMCC_CSI1PHYTIMER_CLK>, + <&camcc CAMCC_CSIPHY2_CLK>, + <&camcc CAMCC_CSI2PHYTIMER_CLK>, + <&camcc CAMCC_CSIPHY3_CLK>, + <&camcc CAMCC_CSI3PHYTIMER_CLK>, + <&camcc CAMCC_IFE_0_AXI_CLK>, + <&camcc CAMCC_IFE_0_CLK>, + <&camcc CAMCC_IFE_0_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_0_CSID_CLK>, + <&camcc CAMCC_IFE_1_AXI_CLK>, + <&camcc CAMCC_IFE_1_CLK>, + <&camcc CAMCC_IFE_1_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_1_CSID_CLK>, + <&camcc CAMCC_IFE_2_AXI_CLK>, + <&camcc CAMCC_IFE_2_CLK>, + <&camcc CAMCC_IFE_2_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_2_CSID_CLK>, + <&camcc CAMCC_IFE_LITE_CLK>, + <&camcc CAMCC_IFE_LITE_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_LITE_CSID_CLK>, + <&camcc CAMCC_BPS_CLK>, + <&camcc CAMCC_BPS_AHB_CLK>, + <&camcc CAMCC_BPS_AREG_CLK>, + <&camcc CAMCC_BPS_AXI_CLK>, + <&camcc CAMCC_ICP_CLK>, + <&camcc CAMCC_IPE_0_CLK>, + <&camcc CAMCC_IPE_0_AHB_CLK>, + <&camcc CAMCC_IPE_0_AREG_CLK>, + <&camcc CAMCC_IPE_0_AXI_CLK>, + <&camcc CAMCC_JPEG_CLK>, + <&camcc CAMCC_LRME_CLK>; + clock-names =3D "cam_axi", + "soc_ahb", + "camnoc_axi", + "core_ahb", + "cpas_ahb", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "csiphy3", + "csiphy3_timer", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe0_csid", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe1_csid", + "vfe2_axi", + "vfe2", + "vfe2_cphy_rx", + "vfe2_csid", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_csid", + "bps", + "bps_ahb", + "bps_areg", + "bps_axi", + "icp", + "ipe0", + "ipe0_ahb", + "ipe0_areg", + "ipe0_axi", + "jpeg", + "lrme"; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "csid0", + "csid1", + "csid2", + "csid_lite", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe2", + "vfe_lite", + "a5", + "cpas", + "cpas_cdm", + "jpeg_dma", + "jpeg_enc", + "lrme"; + + interconnects =3D <&gem_noc MASTER_AMPSS_M0 QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_CAMERA_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_CAMNOC_HF QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_SF QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_ICP QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "ahb", + "hf_mnoc", + "sf_mnoc", + "sf_icp_mnoc"; + + iommus =3D <&apps_smmu 0x820 0xc0>, + <&apps_smmu 0x840 0x0>, + <&apps_smmu 0x860 0xc0>, + <&apps_smmu 0x880 0x0>, + <&apps_smmu 0xc40 0x20>, + <&apps_smmu 0xc60 0x20>, + <&apps_smmu 0xc80 0x0>, + <&apps_smmu 0xca2 0x0>, + <&apps_smmu 0xcc0 0x20>, + <&apps_smmu 0xce0 0x20>, + <&apps_smmu 0xd00 0x20>, + <&apps_smmu 0xd20 0x20>, + <&apps_smmu 0xd40 0x20>, + <&apps_smmu 0xd60 0x20>; + + power-domains =3D <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc IFE_2_GDSC>, + <&camcc TITAN_TOP_GDSC>, + <&camcc BPS_GDSC>, + <&camcc IPE_0_GDSC>; + power-domain-names =3D "ife0", + "ife1", + "ife2", + "top", + "bps", + "ipe"; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + }; + + port@1 { + reg =3D <1>; + }; + + port@2 { + reg =3D <2>; + }; + + port@3 { + reg =3D <3>; + }; + }; + }; + camcc: clock-controller@ad00000 { compatible =3D "qcom,sm6350-camcc"; reg =3D <0x0 0x0ad00000 0x0 0x16000>; --=20 2.53.0