From nobody Thu Mar 19 03:47:14 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE66031282E for ; Mon, 16 Feb 2026 13:43:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771249412; cv=none; b=tDiHZ3ZAB3rP2hOsQa1/1cIRKRIYX7LKGT/goKboj9lKJ+lo+k56BrSEl7os9dTFO21Gx/rK119or2NGehbp4Tq8XJUp6i94/Uo/v1hISJia41VXI+8jgtf/oXA/W3tNIG6McTIITJHGYrvPPfrkw9j+29dAu73Nz56bIve4Pd0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771249412; c=relaxed/simple; bh=/8RhR7OV6oXxghCBO+QdQd4Etv2A/gx8ZJlBU0UKrQ4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D82V0kkIe8zlzzpuBp2eRYB2MlJ2DZjYyGDUeOxlhngpU5WzblmspgsbOnYfxuij3VZKJgfwYX44JWJLGNG7+Shzc68nmn+ogtQy0Mhjc+MAOyij6ZBIp4CGg9Xs2TY2DWvqZ9Z4nPqSvYz5ch0VBzF9QtkTswhQWlF6obl+syE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=B9woD6cE; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RA0F5tHW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="B9woD6cE"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RA0F5tHW" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61GBBPMe3643128 for ; Mon, 16 Feb 2026 13:43:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 6rdTp+xDJxOCtPl8bGoK3viPV3DndufBZd+L3532s2I=; b=B9woD6cEAZ2KTJeL e9jY47a6/MY+R1UwDTNonB6BSOlnssvO6Gd6ZJZ90Me4alAeH8ixHgvFeOXCntdY cDY/GDKIHElMQPpcMSf1bcBKHEre0KsXzF6gkqAvltFKSnxOSMhBJmfRghZZQo+h KxVuWwVX5MhYfQeo01oXHioNQMkf5oJf0xcnNQaSwso9pR65tZoV95/Wppv0VQFS SCv9BgOChiwJF8fr9DB4e6UXmY/mIbIVNZ7kwu7w970keKsSQll3/927849wyPF1 7rQwnpZfaCGgIJYId5nySoPCkmZiIxF5vFKz6nVCrywYODGDwGhSjVKqqcuGKEzp lV7hfQ== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cag24cqky-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 16 Feb 2026 13:43:29 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8c70e610242so1974731685a.2 for ; Mon, 16 Feb 2026 05:43:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1771249409; x=1771854209; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6rdTp+xDJxOCtPl8bGoK3viPV3DndufBZd+L3532s2I=; b=RA0F5tHW5fa5SmBYdSNhauUZLAhsnWnHflPxBmpU+P6feoQ6OaOmLZxyq5TI4iMydf Cg8JrFZ98LFS91bmnFq+HB52BwPX5/4T4pwdljjHeekoKGe2U3uyUki36zZKdtucvJMb YpK5kxW+ZQFU0Acd5B2KRLDaZDRlqgcSoURLqrUh1XFrxE6ugnqFuE6WHk1ywvmAi4Dx DLhl31TbY8Qf41JYg2s/MvWcBnbazptsbAj1AJ9gJ6Ou4k7NVWf487gfZmaNZfnDQK9P QT4b7iHdibnzchr6HfuHUwCwaAr9IyUgb10ZGMNe7xHzgrA05Fjp6vY63YUd1BP8+MZY VujA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771249409; x=1771854209; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=6rdTp+xDJxOCtPl8bGoK3viPV3DndufBZd+L3532s2I=; b=A+07Xvi0ODigVqfqW2xCwLvQ5yPTEARrL6sk1tQygV3jKy+Z5f+sF5q6nmAbv6fqyW XbbSI4gcefMsmG4nbn9v0hcAqkDHmZnnJIhnjh8iW5EUgDMx+AD+SOGJIheyPnlPwVJG XBPeM6qT+m5QzTweCWtqgD2Doj76uMMINbcdLeNPJCIzCb2O8T+238E4IFXaCYh0qT4T iSquyK3qBCJfTfTggFO6rveU6ZTxTBIsdUKZTy9vcAhAakH49RatNaF2GZmIdyO6V0l9 QQX6FeKX7fDtmkTEAtAy1wgv8Jml1lBSae2ekgYvZpgY3EpupK6Y4sE5ZEODeT+kK/MW 2QWw== X-Forwarded-Encrypted: i=1; AJvYcCWE8qTOZjXCbKuXuHTR2AT4opCnY5fDmtQKyeEzoG3N385xtSVWCKO7mX3lASFZ1Cgy73wLPrZG/aFCizw=@vger.kernel.org X-Gm-Message-State: AOJu0YyGhKjfDRXe7ZLP6XAHkYLCK/q3mQcf4/hiolk+qKhlxvPtxZ0H 0Yz7y62h5qF7/0GD1RO9Gx/Nf4U++yEAWAVGfHSo8Vms2bWXF34KARSP49jKZT6eLdIw+clKsEs m/gJJd266LeMKcLyzMJ52g2ZYzVv3L1T5TrC7oOr1lKjf4/aWyHGgQ/l7qcUXNMonR8I= X-Gm-Gg: AZuq6aKgLWZyrhigt7u04VZL2gf0wiHYFqVEu51+qlUf9nLheaWJAUCFLpA5tIeOkLb 6wsGgbH9GUkNlx6asGNRFfT1q6I2/gsnzXKULvjUsSSrKMYXQMJODAn/CJJSg+eQUMf5c2qQ/oW ZxAy0BQK7Myb5OJkO2FJw56rhdKYol/u8ex1+WS6gx/nHnvQ4TnEPS65KWFkNTvUWoUkeq1/FrM h35SDzAed2sZFYM3cJyogpYHLTr3ApraJGlEnjHz/8DYbOYp9iX6zyJ3PqHlqZsuA+lwcmuGFDg DRmEC8yFeuY/u2Xkty1fIZPt02o2QBWfct2jwa1DVw2GrAl40hi/XaFYTjJ3l+y1KAzFLowNRW6 hnKrT28drm/RNNK/Wh/+XAqk/naYGEA== X-Received: by 2002:a05:620a:454b:b0:8ca:41af:32c5 with SMTP id af79cd13be357-8cb42489e01mr1314139085a.69.1771249409123; Mon, 16 Feb 2026 05:43:29 -0800 (PST) X-Received: by 2002:a05:620a:454b:b0:8ca:41af:32c5 with SMTP id af79cd13be357-8cb42489e01mr1314135985a.69.1771249408488; Mon, 16 Feb 2026 05:43:28 -0800 (PST) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43796a6c1bfsm28883025f8f.13.2026.02.16.05.43.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Feb 2026 05:43:27 -0800 (PST) From: Abel Vesa Date: Mon, 16 Feb 2026 15:43:08 +0200 Subject: [PATCH v3 6/6] clk: qcom: Add TCSR clock driver for Eliza Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260216-eliza-clocks-v3-6-8afc5a7e3a98@oss.qualcomm.com> References: <20260216-eliza-clocks-v3-0-8afc5a7e3a98@oss.qualcomm.com> In-Reply-To: <20260216-eliza-clocks-v3-0-8afc5a7e3a98@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Luca Weiss , Taniya Das , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Dmitry Baryshkov X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=6716; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=/8RhR7OV6oXxghCBO+QdQd4Etv2A/gx8ZJlBU0UKrQ4=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpkx7yIH6wAkf7Ly9xwz7r/vJgAhIf+2n0m8hzm 3rs52+f7jaJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaZMe8gAKCRAbX0TJAJUV Vh3MEACLYx/HLYjVo35oIft9THVNDKL50gkAsjufhgrKovPvstX93o9T3l04FSwTrKM+fvUYvls nsl1sB/OxuD45cbB3rt/0KsBLAPfcERTLRpKTgSLEDF7BYJgAfj/ijpxkg4BzFnbrZURRAZHOkY 7YsD4ZLQaDHBkEPNTB6CcEjVfRNW+aGEZQlUH350AD+pTWiZ0BNjuEcT+GWgkrsOHTswdSaH+j+ D5xi2/+UvYZ7BG2aOXGkshZyUZ/90VHo09AKVDFSeUpnEsMSl9qqWw2thjHvj2BMvNfwXJlo6dv WbsaCU9+BWxcbm98sotQYqXpNXMM2qh4TfXBJwFmGA26HaD9bwiKXhww1UGNbdGiQbpy0M5Pi4u cF7WqAD99te62WGNbUZURSMDHDvxDHPEPLGTUH8dagXNxIDlkljFohv74hiEhI0Bj8f5UhLB7I2 bCea2Z3WrLhs4n1XhqeGNTfM5/LMBGXFODrpYFiHzMN3DTIbG2JTyKTreTGTutCcpDG66CkqVN/ kakxR8haFQHiPTZPExuHG/eXYuHpEP8z7rO2nZmXRnh8Gq/C7ZnBGj7wAN47PiRKozRj+GpB5jO BtNkSAUC23SVUkIe8gffC3THWi8z8kzAcCiBWCT+UTHFnlqlTGUy9nuT0wA822YtxxBdLrYOBnu ozQzNkUrVe07QfQ== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-GUID: YQlkW6mXfXlq20HJhjN1PB5w7WwBNjKI X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjE2MDExNiBTYWx0ZWRfXwHgYvh3fOT9l 3N4v3oGBZgXc3cRGf0VBikkM3hCXnCAjdMyOtVI/e8JUuQO/AqSg/BDxqdlqaxv79JBp/xhMOt3 IXA3aBQw5cFRBTwra1/YWcRZeopow2rVDwQ3Uw72UpnLbUa+16J4JxZxEqvHVZKxgLK7M6dop/m 9n7jCqBSdEsFKpEgG0vMxxz2b6GN7MWvPSglnnCzo/faH2dWGkYyh1cqDkev2F+o45yU4ygErIf pWy1t0RJYPTiiKvu20BL79suCHgbsqwUE12aa3+pd1Q1Fi+hW4ywHbMvID1+MB8mHf/ecHpRTfZ VywSRtgpa0ayggR7HhTPhYYXqNw5BVeGPNdjFPbCT+QHLts891N5ylBIjC0LkRGqKStDQcSspMU o2btHZdwG+UmLQnrFumVCyx1FrvdQJy6NAHYO3KCiBeet9lcrYCiLtkL5s+oJxwQzDM4YsEnYGW EVLQZ+UtZnsl9tY+CAQ== X-Proofpoint-ORIG-GUID: YQlkW6mXfXlq20HJhjN1PB5w7WwBNjKI X-Authority-Analysis: v=2.4 cv=aetsXBot c=1 sm=1 tr=0 ts=69931f01 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=xMpycIIAKlYumkEOWPcA:9 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-16_04,2026-02-16_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 priorityscore=1501 malwarescore=0 suspectscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602160116 Add the TCSR clock controller that provides the refclks on Eliza platform for PCIe, USB and UFS subsystems. Co-developed-by: Taniya Das Signed-off-by: Taniya Das Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- drivers/clk/qcom/Kconfig | 8 ++ drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/tcsrcc-eliza.c | 180 ++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 189 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index edac919d3aa2..dce21e33e366 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -28,6 +28,14 @@ config CLK_ELIZA_GCC Say Y if you want to use peripheral devices such as UART, SPI, I2C, USB, UFS, SDCC, etc. =20 +config CLK_ELIZA_TCSRCC + tristate "Eliza TCSR Clock Controller" + depends on ARM64 || COMPILE_TEST + select QCOM_GDSC + help + Support for the TCSR clock controller on Eliza devices. + Say Y if you want to use peripheral devices such as USB/PCIe/UFS. + config CLK_GLYMUR_DISPCC tristate "GLYMUR Display Clock Controller" depends on ARM64 || COMPILE_TEST diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index 6ec63a5d4363..d2bbaaada826 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -22,6 +22,7 @@ obj-$(CONFIG_APQ_GCC_8084) +=3D gcc-apq8084.o obj-$(CONFIG_APQ_MMCC_8084) +=3D mmcc-apq8084.o obj-$(CONFIG_CLK_GFM_LPASS_SM8250) +=3D lpass-gfm-sm8250.o obj-$(CONFIG_CLK_ELIZA_GCC) +=3D gcc-eliza.o +obj-$(CONFIG_CLK_ELIZA_TCSRCC) +=3D tcsrcc-eliza.o obj-$(CONFIG_CLK_GLYMUR_DISPCC) +=3D dispcc-glymur.o obj-$(CONFIG_CLK_GLYMUR_GCC) +=3D gcc-glymur.o obj-$(CONFIG_CLK_GLYMUR_TCSRCC) +=3D tcsrcc-glymur.o diff --git a/drivers/clk/qcom/tcsrcc-eliza.c b/drivers/clk/qcom/tcsrcc-eliz= a.c new file mode 100644 index 000000000000..ef9b6393f57e --- /dev/null +++ b/drivers/clk/qcom/tcsrcc-eliza.c @@ -0,0 +1,180 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include + +#include + +#include "clk-branch.h" +#include "clk-regmap.h" +#include "common.h" + +enum { + DT_BI_TCXO_PAD, +}; + +static struct clk_branch tcsr_hdmi_clkref_en =3D { + .halt_reg =3D 0x14, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x14, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_hdmi_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_0_clkref_en =3D { + .halt_reg =3D 0x0, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x0, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_0_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_1_clkref_en =3D { + .halt_reg =3D 0x1c, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x1c, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_1_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_ufs_clkref_en =3D { + .halt_reg =3D 0x8, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x8, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_ufs_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb2_clkref_en =3D { + .halt_reg =3D 0x4, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x4, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb2_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb3_clkref_en =3D { + .halt_reg =3D 0x10, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x10, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb3_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_regmap *tcsr_cc_eliza_clocks[] =3D { + [TCSR_HDMI_CLKREF_EN] =3D &tcsr_hdmi_clkref_en.clkr, + [TCSR_PCIE_0_CLKREF_EN] =3D &tcsr_pcie_0_clkref_en.clkr, + [TCSR_PCIE_1_CLKREF_EN] =3D &tcsr_pcie_1_clkref_en.clkr, + [TCSR_UFS_CLKREF_EN] =3D &tcsr_ufs_clkref_en.clkr, + [TCSR_USB2_CLKREF_EN] =3D &tcsr_usb2_clkref_en.clkr, + [TCSR_USB3_CLKREF_EN] =3D &tcsr_usb3_clkref_en.clkr, +}; + +static const struct regmap_config tcsr_cc_eliza_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1c, + .fast_io =3D true, +}; + +static const struct qcom_cc_desc tcsr_cc_eliza_desc =3D { + .config =3D &tcsr_cc_eliza_regmap_config, + .clks =3D tcsr_cc_eliza_clocks, + .num_clks =3D ARRAY_SIZE(tcsr_cc_eliza_clocks), +}; + +static const struct of_device_id tcsr_cc_eliza_match_table[] =3D { + { .compatible =3D "qcom,eliza-tcsr" }, + { } +}; +MODULE_DEVICE_TABLE(of, tcsr_cc_eliza_match_table); + +static int tcsr_cc_eliza_probe(struct platform_device *pdev) +{ + return qcom_cc_probe(pdev, &tcsr_cc_eliza_desc); +} + +static struct platform_driver tcsr_cc_eliza_driver =3D { + .probe =3D tcsr_cc_eliza_probe, + .driver =3D { + .name =3D "tcsr_cc-eliza", + .of_match_table =3D tcsr_cc_eliza_match_table, + }, +}; + +static int __init tcsr_cc_eliza_init(void) +{ + return platform_driver_register(&tcsr_cc_eliza_driver); +} +subsys_initcall(tcsr_cc_eliza_init); + +static void __exit tcsr_cc_eliza_exit(void) +{ + platform_driver_unregister(&tcsr_cc_eliza_driver); +} +module_exit(tcsr_cc_eliza_exit); + +MODULE_DESCRIPTION("QTI TCSR_CC Eliza Driver"); +MODULE_LICENSE("GPL"); --=20 2.48.1