From nobody Fri Apr 17 21:55:16 2026 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 748EC5CDF1 for ; Fri, 13 Feb 2026 14:03:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770991406; cv=none; b=fHS1Mf0uGEWUeqPdre5ItiLSOkGN+TgkLCL/OnJA2UZcxwpQ1cXl7B9OYH+sth4kkQ3OPfYFv1uR2vK0rCISYlUcYcfF+kszu8M/f+9Ow2JosriKW3d6OX8aOF98JjKxh2FNKqfJPXywxyp0OtWl1JE3/s7q4pc+kNeFjgNibJM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770991406; c=relaxed/simple; bh=qvo65LanDuFCYnaQEMETeuJDl8/hedGAhke9jmb4ij0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=mf0rkOq5ZXDnYlBaqP2wswneAVEVQTWuSY8pT54ggO+sntKfpZPdaO8Rsuu/3LNGypwB4lqtov2i8zVqzcg+oxO5lnubRHuIDnwQsTsCYCUNfblTzbChMMQg9/hKCuXFxRRDseiTZ8Gca3R0UG8/3SHaP7zv5GfbUVx0THrj0J8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=SgLXUf4y; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="SgLXUf4y" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-65b94df5ef7so1264029a12.2 for ; Fri, 13 Feb 2026 06:03:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1770991404; x=1771596204; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=9NrnMRzX4XXiYKxcnmtwGCiL15AjGDqwpnUtoWnjVhk=; b=SgLXUf4ymhs96XROJHIlGuHf89cyWwEcctsoZMvcp0fsqWnW//EbbL7rKrVm4UlANz 4AWOZ9JgFSTXNLKxfA60JFB0sQChipSSnbyjf9gvfcHaoYHNhlCfC9eiAO6x9IP97QA5 H8kwDVoyVj42GyRP8zOXS7vqqKXSEHSEYSNw+uOKWO8WTuHiFAbGSaeAg0Jq4CfEoeXY 4uM1DXStrNLLcFq2EI6fIY05a1WS6lh8uhYFImdUImd9lnsn6Z+X07hd0lTcE1rtowiy Rnh0OmMUVoqVOMsyVFfBM8JsKL1Uvq6USvwFm8XV5icFyORWJtNrrP6F3XTEuVZmqFXF ARZw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770991404; x=1771596204; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=9NrnMRzX4XXiYKxcnmtwGCiL15AjGDqwpnUtoWnjVhk=; b=mIxruhkDq8opOf2Cv9jP1oKQZrwZUBolg9iVB6OFSstzfMzIM2ZuHzehSXpsXHyMPt GtLgQ1uOAzEGRnvukVPyWrKI/HR8JbkWcLwnzHAK1sbGIVZN4Ix/GP5AwdSEYrvtjBSR 0wAtE33GPHBDUxd9fLe9cfkS1ZDXMeQJO8p/BfJ8ilTh4l3IGytBED5LDNBo9gZeoaIJ ke6Hyt8FlkZSJaXP+xRQ59+RGbW1Cn1xQLrrftQ56y1wfJk0duKgnCaYLKrpXEBR85Bx N4QMnV0+TSUy56IfvOgUREpyH5CWpctmArluk1YfpPMELOvcBYD9lklis1vtbj3feTYs ZCWw== X-Forwarded-Encrypted: i=1; AJvYcCU7vna0g0o98Cah23wJAc0Adk6f4MlBJQT8DQWLd4yTqRHUrNHoLdJyI7euwD+BbbZYNHiekhxLogrAno0=@vger.kernel.org X-Gm-Message-State: AOJu0YxP+pGGQGe73NobksNgVSAvkEUg8feK5s1LT+a3VkdFTYWWKVmz ExlH+cTriPuj0Pnyb9D0VK/o7a8NNjpxA4tP7CxMw3ehFvdFZzcd39dDBDWNyl/kjT4= X-Gm-Gg: AZuq6aIFdN2/qPpYXi5n5hQ+4uxCP/P6PLNl8Vs9TVVLt2ej0+2S33cfDpWp/tXwxex 9VLChD1T7ah8CiSRvQUlZUU61MMMg9HuDhrwVzhdBxpKN90wtVfWmWblLz7PAelfYAx23atc71g l3y/9rLu1THNh28JtSS//lkN3LQv4jeLTTS6ktLeaIq0NFLN19GxnGZLPkvIIcBhMEngl8n50IG 0NJDXRLNLPkX5GbXoBmbiMPp73qKHei4ltzk34z/9z28Xbvh7P3XdZtruQLm4IlULV/7HLFaJoi Spy0sWEud+iutWvzjvcA9nS0f9bGd1IketoSmIBmXrhXYz1MrTDB+B0eTbJRmk7FbXyDxkapyI4 PDrRgp/0O7GbWQ7Rnr1sa/dNkLQwvHKywKihYexxIaQxYLzLZA3TTvUi4UW5Qo79AO64kDbj31C BEBqKsFBE2ENTRhjGd5Z05AQ8Pnn50K1tKsogx/0ujNnUUZmN92ZabJ9j/Akmr96PWrm/eIcBX7 quj X-Received: by 2002:a05:6402:2346:b0:659:5c6b:d280 with SMTP id 4fb4d7f45d1cf-65bb115f66amr1018995a12.10.1770991403813; Fri, 13 Feb 2026 06:03:23 -0800 (PST) Received: from [172.16.240.99] (144-178-202-138.static.ef-service.nl. [144.178.202.138]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-65bad19be01sm707871a12.3.2026.02.13.06.03.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Feb 2026 06:03:23 -0800 (PST) From: Luca Weiss Date: Fri, 13 Feb 2026 15:03:19 +0100 Subject: [PATCH] arm64: dts: qcom: milos: Sort pinctrl subnodes by pins Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260213-milos-pinctrl-sort-v1-1-799bae597074@fairphone.com> X-B4-Tracking: v=1; b=H4sIAAAAAAAC/y3MQQrCMBCF4auUWTuQROyiV5Eu0mSqA01SZ6IUS u9usC7/B+/bQUmYFIZuB6EPK5fcwl46CE+fH4QcW4MzrjfOXjHxUhRXzqHKglqkou0pmjlON08 R2nEVmnn7offxbKHXu9n1HGHyShhKSlyHLtNW8e87GI/jC9lSTRqVAAAA X-Change-ID: 20260213-milos-pinctrl-sort-16ed0fdb5aed To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1770991402; l=2900; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=qvo65LanDuFCYnaQEMETeuJDl8/hedGAhke9jmb4ij0=; b=CZBNY190SsVciKMMaB0LgDyiYrPLUhYHCWmPpxFYJydne8wUcptpquNJ8SNjVryR8dx6hHrWi gspQjrVZmTeAhd6arReTleNLWH5C4PgXZb0T30ziCk9onILE4tdywtT X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= As documented in the "Devicetree Sources (DTS) Coding Style" document, pinctrl subnodes should be sorted by the pins property. Do this once for milos.dtsi so that future additions can be added at the right places. Signed-off-by: Luca Weiss Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/milos.dtsi | 54 ++++++++++++++++++---------------= ---- 1 file changed, 27 insertions(+), 27 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/milos.dtsi b/arch/arm64/boot/dts/qcom= /milos.dtsi index e1a51d43943f..bd9a11ea703d 100644 --- a/arch/arm64/boot/dts/qcom/milos.dtsi +++ b/arch/arm64/boot/dts/qcom/milos.dtsi @@ -1667,6 +1667,21 @@ tlmm: pinctrl@f100000 { =20 wakeup-parent =3D <&pdc>; =20 + qup_spi0_data_clk: qup-spi0-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio0", "gpio1", "gpio2"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi0_cs: qup-spi0-cs-state { + pins =3D "gpio3"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + qup_i2c1_data_clk: qup-i2c1-data-clk-state { /* SDA, SCL */ pins =3D "gpio4", "gpio5"; @@ -1683,29 +1698,6 @@ qup_i2c3_data_clk: qup-i2c3-data-clk-state { bias-pull-up =3D <2200>; }; =20 - qup_i2c7_data_clk: qup-i2c7-data-clk-state { - /* SDA, SCL */ - pins =3D "gpio32", "gpio33"; - function =3D "qup1_se0"; - drive-strength =3D <2>; - bias-pull-up; - }; - - qup_spi0_cs: qup-spi0-cs-state { - pins =3D "gpio3"; - function =3D "qup0_se0"; - drive-strength =3D <6>; - bias-disable; - }; - - qup_spi0_data_clk: qup-spi0-data-clk-state { - /* MISO, MOSI, CLK */ - pins =3D "gpio0", "gpio1", "gpio2"; - function =3D "qup0_se0"; - drive-strength =3D <6>; - bias-disable; - }; - qup_uart5_default: qup-uart5-default-state { /* TX, RX */ pins =3D "gpio25", "gpio26"; @@ -1714,10 +1706,10 @@ qup_uart5_default: qup-uart5-default-state { bias-disable; }; =20 - qup_uart11_default: qup-uart11-default-state { - /* TX, RX */ - pins =3D "gpio50", "gpio51"; - function =3D "qup1_se4"; + qup_i2c7_data_clk: qup-i2c7-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio32", "gpio33"; + function =3D "qup1_se0"; drive-strength =3D <2>; bias-pull-up; }; @@ -1730,6 +1722,14 @@ qup_uart11_cts_rts: qup-uart11-cts-rts-state { bias-pull-down; }; =20 + qup_uart11_default: qup-uart11-default-state { + /* TX, RX */ + pins =3D "gpio50", "gpio51"; + function =3D "qup1_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + sdc2_default: sdc2-default-state { clk-pins { pins =3D "gpio62"; --- base-commit: 3daf23347bb5f4a375d0101ed29c97ce1a99721b change-id: 20260213-milos-pinctrl-sort-16ed0fdb5aed Best regards, --=20 Luca Weiss