From nobody Thu Apr 2 17:42:02 2026 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11010034.outbound.protection.outlook.com [52.101.84.34]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 906AD353EDC; Wed, 11 Feb 2026 21:00:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.84.34 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843626; cv=fail; b=l1zoW5D0a1E71RmWz6ldb59Uhxf1uWLdxBNbJi9rfg5Vz9tYbSPViCeaTtorP5egwwhVTeiM/w2MtYLem5kvjKpdgB4Yt02yhH4ndXmEp19mcFcFKZxFIXtx641LnjHQXrxsF+ypiIhv5WAHWsert89yDe7nUBWv55J/y/zor+U= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843626; c=relaxed/simple; bh=tYqEuf0dz7jp6G6afDyOHFswFGZerFSAtrBdp+ntm1M=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=DNCAfR3E3TykFVCd/xVr/KfEVaPCohQSWsxH/m6F/LVQrWq8XhvC5e+tKpFl4NezAmUU5FwUYmvbgHb95AlHLZBODPOi9glUwd8mCt70gCUbIivPsTb4YwP5zTMGzLCXygvZIo4vEEL/bhBTMrc/jTa7qu+CT7h9/fNLwuLNG4I= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=RQiqFhJA; arc=fail smtp.client-ip=52.101.84.34 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="RQiqFhJA" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NaAjZUSdhwu4CPwj1gExDWZgW2nK5oXK/AlIva/0S4OBxLO0IaJJ1WJPcPCut7gBuBU/0jnYpCDL2mZlopIUIksdpH8jjplgECyqgtGxoudnHodbIlf96YMNp3SDlDG/ZI9BbloCsvnjBc5jCIOIbC+yBxFdtXlqOoiN0kmNue8csA6kdmy3j8/1jwunX0tvQCDfT3ZMY8PsV/fgi6FnLzzFZygdm2Cp6Sr9LvrtGyKp6JH9pIH8HH0DCCMjkXx0epE2UJ27jALGHsSvMIRByf+yBqxepufwP7AHgzPHWasyNeHKMq2LlNYGAZzM6Y73bSjkCYQQFGxa0q5wAl9jBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rAQEYuN6CX/aatA/YBNc+hSMoYZ/HlW1ufZgKS7ApbQ=; b=oHKNWhoAgZwyz3Zy3bzV6SdV6if7gQwt+tv/tMMOz0GXDKzdxtaCOThggh9Ydyn7EF+petGR/G0aOCPgdcd8oAXcgQp+b6dLTaSp9owYK6MEKbc5Mz70QQcqvlQbX9f8FZKBj2q2tBWeX+rSQKUmZhPfc16foTL/q9rjwHdVzsR90o/ZVGRJM3JZwkAgQ39HFYufjo0bceEXaQZl5oz3rzl+q7fP6Q725gaJ+L6XLr03mpi5sSN5IRy4zutoPumehH68UTUvW4QhxPDdVDOQNjg0UxuIT0O+7+ccyXVpYtWpLoldAhkAzFpYQtOac6zmanc66KVIZDPcLBYXcP88mg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rAQEYuN6CX/aatA/YBNc+hSMoYZ/HlW1ufZgKS7ApbQ=; b=RQiqFhJAzsUhGJcTM/zvK4LCcMj4NUZXX7SQXA44bV1WB3HTl+aUBLbduGmuhFRuwfRSe25xczMbWIwKFVvEOD9wFT7IesIFMs5xMPrfcd8NLy95rskHtbPALbEBISOFddghQJ9A9XWySZHDbU1Q3ftj12qMnM8J0xuNgOG74nSjgZbD1ECZSBZcn9hQpF3EpDoOoteA8oOuS4wMXsGbnqrIa66k1TL4HWlkWf3HkxVMmw85ucWvj32uhjjSbADyRbJESQaUZ5S0XzIO7AqkxhU/jvfHfiu75f9Xi6ukLtC5u73fC2bf/Uv41OIaNcaAcAkhhiGWuoB7qkqeME8xyw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) by AM9PR04MB8954.eurprd04.prod.outlook.com (2603:10a6:20b:409::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.10; Wed, 11 Feb 2026 21:00:23 +0000 Received: from PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588]) by PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588%6]) with mapi id 15.20.9587.010; Wed, 11 Feb 2026 21:00:23 +0000 From: Frank Li Date: Wed, 11 Feb 2026 16:00:00 -0500 Subject: [PATCH 1/4] dt-bindings: pinctrl: convert fsl,imx27-pinctrl.txt to YAML Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260211-imx2_iomux_warning-v1-1-1c5233771b32@nxp.com> References: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> In-Reply-To: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> To: Dong Aisheng , Fabio Estevam , Jacky Bai , Pengutronix Kernel Team , NXP S32 Linux Team , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1770843616; l=8693; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=tYqEuf0dz7jp6G6afDyOHFswFGZerFSAtrBdp+ntm1M=; b=d3+rn9pfi+sQe7x35aV75mz8zqEyaV449ebWPy3/FqCnOvVWAkmKE0zmfIbeL7KamXH6Vn96T 5kz4cdaZvMlDMWX5hjOtNkKfG00EJavWILBAd59PJ0QRp/e+gUep8S5 X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: PH7P222CA0015.NAMP222.PROD.OUTLOOK.COM (2603:10b6:510:33a::28) To PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PA4PR04MB9366:EE_|AM9PR04MB8954:EE_ X-MS-Office365-Filtering-Correlation-Id: 7d4140e5-83e8-4537-b81d-08de69b0929a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|19092799006|1800799024|376014|7416014|52116014|38350700014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?MnRVQ0lzcjNZZTRSNEhGRVJsSFlEeE9iUG9QclF1TzBZaXlwWGl5em1tN1dz?= =?utf-8?B?ZnJRdDhXcExidDRleVdvVWUxbG9JSkk4MGZjSDNLdVRQbkxSTTlzVHNPZ0o1?= =?utf-8?B?d0Q2MmtjOUdLMnNhbDA2K0tYa0tkWVNVZWYzS1Y0MnpvbmwraXlUaVdrMTRr?= =?utf-8?B?VEVzMWFDTysrNjQ1TmpmY2J6YVkvSjNkSXZYUnZmdlRBU2tBRnJNNCtRdWR1?= =?utf-8?B?VG0ydHUra2REQVVqMW56ZUZPRjkva2hHT2NJRWRzaHJ3MnIyWVg4WjZNYVNk?= =?utf-8?B?VTIvcnJUZlFiUHFBYWtSTHQvNGhOUC93T0gvQ0hSNGF5Ulhzc0JJSUFrZGdy?= =?utf-8?B?OWFqY1BFRjJUcDl0RktlN0VDbW1ERy9LTnBEY0hWbStjbGJ2NnF1dHIvZDh1?= =?utf-8?B?Y1ZGRGZyNHhrbmRDb0pVSk5MZ2dNTWNQWmtYYmp0QmVJenZEZ3hBWU9YRmNy?= =?utf-8?B?WnZtU0JwUEZBM1dtM0F3USsrMWtOMkFDRVA5NlFydy9UUFEwYXpIeCtlMU5W?= =?utf-8?B?WkMzOWpSazZtdnBmSE1pQU1uZXVuSWtEd2lyNDZMZmM5bWNMa0RBOW1GMktW?= =?utf-8?B?b3ZOUXNJTjZNelpnWWdjazNEUFZQNHkxbHI1N3B4T2d0QStjU0NqZmF6bEwx?= =?utf-8?B?UU9RNjM2b29EVkViZlNIbWxETU9EUk5UR1g4QjVCZXV4TXRsZWtHb2x5UFRC?= =?utf-8?B?WW1CTUM4Y3QvS2h6dkFSeUVSSXZJZzM3VmJMbEYwWlJ3R0tDc05PdzRicGVy?= =?utf-8?B?ZjFjM3Q5YlNFTmxKamNSQ3NoYnpOM281SGExTFVmb2c1WlBIeTFvL3RCOGNH?= =?utf-8?B?aXRtQTVMTlE4YWFLTW9JUVdoQnVMNFlqVHR4bytOeklEWlBpNHFTVjRZZ1Z6?= =?utf-8?B?VkxWb0hFbnZGQVMrTnpCdTdDYlhWMDgyZTRkZkMyZHk2dUpxY0srZ0lzRGlW?= =?utf-8?B?cDlTd3JtQ0dwRnlkTEhvTFFUd1NWL0xkRjRGOUdtTm5RQXdHTlpCYVFRUVpV?= =?utf-8?B?ZTJCT3QrbEVIQytoWGtabG5DM2YwQ0Y2OTArT0crWllLR2ZZNjdFL1FDd1ll?= =?utf-8?B?cUxIQVVCTHdzZjJESXVhZUFIdEJRK2tTQVUvSm1TbmkrNENiQVkxSW8yekp3?= =?utf-8?B?cGVtaGpJeGRZZ1hBNXVsYXpiSXJGT0xEblRVZi9DRlVDRnUvaXpGaFI1VzdU?= =?utf-8?B?eWtMU3NNTmlvZ2o2ZjBKRytaV3ZNcFJMRjB5dkgvMytxSEZIZDJ6VzMyZi90?= =?utf-8?B?dkMxSlJ1WkwzMW1raC9IRG52NFAvcC9NVEtKQWUxOForUjhYUmRsR3R0NGds?= =?utf-8?B?dHRON1JkRjY5M2QrcjFtc0tKWW91V1lJR3pJNEVBenZHQm8xSWo1eUo2Z1E5?= =?utf-8?B?V094M0hEckJZM1Q2dWxWTTMxai9PbENJWUpMMmM5N2owbndQNTVGUGlFYjlY?= =?utf-8?B?d3lNMTlvL1k5V1dZWnBYOFIyWTFuRGFiMDcrVXJGTjlJN09SMEhydk9GY2Jh?= =?utf-8?B?eGpBOWtGVkR1YW5ZQW9peFBkL0tHZ1N5b1JFZFRGYys0YndDeExWM1U0Y0RN?= =?utf-8?B?LzM3TVlnSnlEems5Q1NUWklLU3BDUzlvak5oanBJaVUvNmZ3QkFGY0M2Lzcy?= =?utf-8?B?NWtxajBSdEptOXJ0QjB3ZkFoRTQ1VlA3NklBVi9rOERzVlJHOFdhOWszV2RP?= =?utf-8?B?MlVWNnFMQ1doMlZFaDhCcEJoVWkzV3huek5KVzh6UGJ3NGxmazYrNC9XUkRM?= =?utf-8?B?Z1d3VDdBMmJZMGVKTjk5SUdyVm5weGFPWTRIVkp6Y1o2cHFTdkhHMjcyVEpE?= =?utf-8?B?WTVjb2VPb0I2SE5KOHJXVythdU53TTVjMUdrOHRvZjJmR0tkazVkS2FyQy84?= =?utf-8?B?MmkrVVZBcndPYllTK0FrS0Y1enpXb2p5REx4WEhGM0FyOHRSTDRlNUR0V1la?= =?utf-8?B?aC9reklkZnMrY291ZERRWml1azYrcWdGOHdJTTE2bkFXYnZtSVF4K3V2SzAw?= =?utf-8?B?Smp1dks4Ym1rNjBtcmErN0FHRGs0RVRNU0hUcDFCc3ZVTE94a3MvdzNvazFq?= =?utf-8?B?Ym44ZGp2OUoveGV5dXBxR3RicHBFMlJ1TTlWN3ZvV0IxZW8wU2t5WGVCQ2lI?= =?utf-8?B?Wm0yT3k2dWg5ZFF5ZE1mWXgzYTBzYStoZkkxZzkrYkxQQTdobnRRREdOMnFO?= =?utf-8?B?L1E9PQ==?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PA4PR04MB9366.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(19092799006)(1800799024)(376014)(7416014)(52116014)(38350700014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?UlhZTlYwNllDL2JiTHJYTjN1eTkrbUh0cFVqY2JaRVcwOExGTitmUVZKejZU?= =?utf-8?B?czBLU2NjaEtURmUycWY4RnlZSU9kaDJpeU1WWTBZejF3bTBnc0g0SEl0QXBj?= =?utf-8?B?aVg5RG4rKzhidnNselp3MDB3ZUc0dlIrVkZBNWdDTUx4Um4rVHNJY2t5cFM4?= =?utf-8?B?Z2FsWDdvajUzdk0yTDQwQmt5SjFUWGJBYUhBZ21wRUx4czUrSEpqbnY1MjBC?= =?utf-8?B?U2V5c1VqWXlmb2hQOWRQWk1YcVhYZTRPTnhzQitpUkorWXh6R3NPZkcvUHdQ?= =?utf-8?B?NmE4Q0RtdXdTMmdFdzg5aDBmcC9aUmViZVZEZmdxbWZOWERKdFJzSjhieDdT?= =?utf-8?B?TlJzVklmOU0yRUsrU3FpSHMxTGlPOXpIRXZkdlpieDN0N2pqUWVHZXVUTTdk?= =?utf-8?B?Q1E1MHk5ckQyWjJZLzJhTjE0Y2hrUkZtSWxlN01zU1BjQUlvc1daTzBRZmJR?= =?utf-8?B?UzdRMG83ZExLT1Qydy9rOFZQbkRsUEZWMUNWMktGdTkzbFBqUktpTEhiNUR5?= =?utf-8?B?QmhFNWdTNlJDUUZOMGhIdUxOS3BKc0JIZnlEdEJpcVpDeXM4eXdCNHY0bFpX?= =?utf-8?B?VjJ3MWszNVhPUXVMT3IrWmZNK0JSbUhZK2hVS2U1bHlwaEYzQ010MGdnaVZQ?= =?utf-8?B?UVVXZlZNVVVmaXdnNlZnRmJTZDVnT3RBbjVCZVdRRG5PMjg2Y3dZbFFnYjZW?= =?utf-8?B?UWZmMmZaYVAvSnkremxhSThSVy9uK3lCZkp0OGVqeWViOFlaMHFVSjhUSWhL?= =?utf-8?B?YVd5b1MyekR5M1dPZ0hGOXI2MXlyVlZEL01Ec3k2Snltd3lVbGJoV1M0RVFp?= =?utf-8?B?RGhkKys1Nm9LYUQ3VUVsd1dUZ0R5S0c0YVhjalJXeStST0R5TXpSRDlhRmdW?= =?utf-8?B?eWxqdzNJcldlOWJ1WlRZZUFZWFUrajRBQUhER0lUNUsxc0l1REFhZFQ5dTFo?= =?utf-8?B?YzRHWEQ4dWRtSVVWa05mVHFMdmQvbGkwMXZKUTVneXQveEdLbE80NjhqbEZ4?= =?utf-8?B?bWV0c1EvRVNuSDlYekNMOWlDcjRObXo1ZVc2Z0NUTkhGSjRHRzJlWnFDZXBl?= =?utf-8?B?K08zeEx5eGswemp2TS83N1RuWXE0Q21uVGNLSmJEMXhHNnVXdWFHTGlOSlkw?= =?utf-8?B?Y0xOREdaZWxTTjZ6KzhUdGVGR1hxNldoRVh4Z2l0MER1cFdabXROLytJVEw3?= =?utf-8?B?c1lhVCszS1pnM2pUNjZZeXltSkQ5aWc5VFJSUktFOEVPRnpuekVScDdydFFM?= =?utf-8?B?V1VKY2pqSjRkNUozZXBkUVBET0lReUdRWjlMOHExK0dhTGhWZUlSbEFHUEJm?= =?utf-8?B?RklTcXRwQjVacW84Y09PTjF3Zk9RV1dGN3hkbTZkbWR4QzZFem1HQ29CeWF2?= =?utf-8?B?TXhHZ211azZWRUtFSGNXV1lKNUZJMmdzbVB1NjNxbUx6WUNueWlZMWVNTjkr?= =?utf-8?B?N2czTm9sZVd4bUR0UzZJNWdwbVhGdk45eTdLa3dwUWZCQ3ZFSDY4cm9ESGl0?= =?utf-8?B?UzhtcXlaWEpTRHJ1dUgyVlcwYjM3Y1F2Tk1XQjF3dDlOTEtndFd1eEk2aVFx?= =?utf-8?B?UzN0T29uS0xLQ3Y5b1JSSnAzWDNoR2VyRVpTK2U2WmxScm0rUk9OMkYwVGdr?= =?utf-8?B?SitGUFFjNm13b1cwaUo1VTB2TlU3ZEdIbVl4WlQxS2RRaU54cDZ3b0c3ci81?= =?utf-8?B?ZnNPd1duSFV1dGdZd1pKajVpckpybXA3MWs3bzYzSHBOVDdxZlFWc1ZCOG9a?= =?utf-8?B?a21FMEdFQXJrTzJGK0NRbzNQWU1VTHVvdERObTJyRDdsZG9Qd050Q2QzWmhm?= =?utf-8?B?QlhLTXgranZMNEdsOERORkxsVFpjL2NVNDBqSTl3V0dmL2NIQnN2bEZlZnRR?= =?utf-8?B?dzVzZytjYmMvTjlVcG11L0pFeWdnUDlXZEwvRVppNU10bllWS0Vxa3NiYWlR?= =?utf-8?B?RWZkRWFNU1pVS085ODNNeGoyQ2xjZm5ZaFZBbDhxbDlwcWxCQlB2V3V2YWoz?= =?utf-8?B?YkZ1TytCbVM0czNkYkZXekRUM1NsOGdWczNOeU15MlNnZkgrbXI4eXl2QjBM?= =?utf-8?B?OTN6bjZSZHJRRVpQbkhzTWJQekZ2RUlVSE5vMGVoQU1ndkZBY1dDTzlMOG42?= =?utf-8?B?WVcwcXZXQVRoU1VBaWI3OVRzSUZTcHVyRW5XeDhZWk81NUxMY3JmTElEaEtV?= =?utf-8?B?QWVxMm5MSE1LN0plcWk3c0Zqd3dyTVp3Zy9xak1vY1N1MGg2a0ZjeldIS0pH?= =?utf-8?B?TWJLTm1PaldwdFJNdWhYaGlDYXlRTk1VVHlSY21EemgzbE10d2NKZEhtN3NB?= =?utf-8?Q?cpw3xgVLFydT+duzYZ?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7d4140e5-83e8-4537-b81d-08de69b0929a X-MS-Exchange-CrossTenant-AuthSource: PA4PR04MB9366.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Feb 2026 21:00:22.9539 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: xY+9GtmCPnQiulsv7EZXD6xUgz05Hyxy5fqxE7/GGxac7Vp7zIis51H7NvsrLCnpIoPYCgeYObWhB+Dczt6JtQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8954 Convert fsl,imx27-pinctrl.txt to YAML format. Additional changes: - Add the compatible string "fsl,imx1-iomuxc". - Add gpio@... child nodes. - Add ranges property. - Remove the redundant intermediate node between pinmux and group nodes. Signed-off-by: Frank Li Reviewed-by: Rob Herring (Arm) --- .../bindings/pinctrl/fsl,imx27-iomuxc.yaml | 126 +++++++++++++++++= ++++ .../bindings/pinctrl/fsl,imx27-pinctrl.txt | 121 -----------------= --- 2 files changed, 126 insertions(+), 121 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx27-iomuxc.yam= l b/Documentation/devicetree/bindings/pinctrl/fsl,imx27-iomuxc.yaml new file mode 100644 index 0000000000000000000000000000000000000000..1254bfcaa7cb6b2d3c66cb0e0e4= 7b968a951d9f4 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/fsl,imx27-iomuxc.yaml @@ -0,0 +1,126 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/fsl,imx27-iomuxc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX1/i.MX25/i.MX27 IOMUX Controller + +maintainers: + - Frank Li + +description: + Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this dir= ectory + for common binding part and usage. + +properties: + compatible: + enum: + - fsl,imx1-iomuxc + - fsl,imx27-iomuxc + + reg: + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 1 + + ranges: true + +patternProperties: + '^gpio@[0-9a-f]+$': + type: object + $ref: /schemas/gpio/fsl-imx-gpio.yaml + unevaluatedProperties: false + + 'grp$': + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configura= tion. + Client device subnodes use below standard properties. + + properties: + fsl,pins: + description: + three integers array, represents a group of pins mux and config + setting. The format is fsl,pins =3D . + $ref: /schemas/types.yaml#/definitions/uint32-matrix + items: + items: + - description: + PIN is an integer between 0 and 0xbf. imx27 has 6 ports wi= th 32 + configurable pins each. PIN is PORT * 32 + PORT_PIN, PORT_= PIN + is the pin number on the specific port (between 0 and 31) + - description: | + MUX_ID is function + (direction << 2) + (gpio_oconf << 4) + + (gpio_iconfa << 8) + (gpio_iconfb << 10) + + function value is used to select the pin function. + Possible values: + 0 - Primary function + 1 - Alternate function + 2 - GPIO + Registers: GIUS (GPIO In Use), GPR (General Purpose Regist= er) + + direction defines the data direction of the pin. + Possible values: + 0 - Input + 1 - Output + Register: DDIR + + gpio_oconf configures the gpio submodule output signal. + This does not have any effect unless GPIO function is + selected. A/B/C_IN are output signals of function blocks + A,B and C. Specific function blocks are described in the + reference manual. + Possible values: + 0 - A_IN + 1 - B_IN + 2 - C_IN + 3 - Data Register + Registers: OCR1, OCR2 + + gpio_iconfa/b configures the gpio submodule input to + functionblocks A and B. GPIO function should be selected if + this is configured. + Possible values: + 0 - GPIO_IN + 1 - Interrupt Status Register + 2 - Pulldown + 3 - Pullup + Registers ICONFA1, ICONFA2, ICONFB1 and ICONFB2 + + - description: + CONFIG can be 0 or 1, meaning Pullup disable/enable. + required: + - fsl,pins + + additionalProperties: false + +required: + - compatible + - reg + +allOf: + - $ref: pinctrl.yaml# + +unevaluatedProperties: false + +examples: + - | + pinmux@10015000 { + compatible =3D "fsl,imx27-iomuxc"; + reg =3D <0x10015000 0x600>; + + uartgrp { + fsl,pins =3D < + 0x8c 0x004 0x0 /* UART1_TXD__UART1_TXD */ + 0x8d 0x000 0x0 /* UART1_RXD__UART1_RXD */ + 0x8e 0x004 0x0 /* UART1_CTS__UART1_CTS */ + 0x8f 0x000 0x0 /* UART1_RTS__UART1_RTS */ + >; + }; + }; diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx27-pinctrl.tx= t b/Documentation/devicetree/bindings/pinctrl/fsl,imx27-pinctrl.txt deleted file mode 100644 index d1706ea8257230121f2843bd7684faccd160198b..000000000000000000000000000= 0000000000000 --- a/Documentation/devicetree/bindings/pinctrl/fsl,imx27-pinctrl.txt +++ /dev/null @@ -1,121 +0,0 @@ -* Freescale IMX27 IOMUX Controller - -Required properties: -- compatible: "fsl,imx27-iomuxc" - -The iomuxc driver node should define subnodes containing of pinctrl config= uration subnodes. - -Required properties for pin configuration node: -- fsl,pins: three integers array, represents a group of pins mux and config - setting. The format is fsl,pins =3D . - - PIN is an integer between 0 and 0xbf. imx27 has 6 ports with 32 configur= able - configurable pins each. PIN is PORT * 32 + PORT_PIN, PORT_PIN is the pin - number on the specific port (between 0 and 31). - - MUX_ID is - function + (direction << 2) + (gpio_oconf << 4) + (gpio_iconfa << 8) += (gpio_iconfb << 10) - - function value is used to select the pin function. - Possible values: - 0 - Primary function - 1 - Alternate function - 2 - GPIO - Registers: GIUS (GPIO In Use), GPR (General Purpose Register) - - direction defines the data direction of the pin. - Possible values: - 0 - Input - 1 - Output - Register: DDIR - - gpio_oconf configures the gpio submodule output signal. This does not - have any effect unless GPIO function is selected. A/B/C_IN are output - signals of function blocks A,B and C. Specific function blocks are - described in the reference manual. - Possible values: - 0 - A_IN - 1 - B_IN - 2 - C_IN - 3 - Data Register - Registers: OCR1, OCR2 - - gpio_iconfa/b configures the gpio submodule input to functionblocks = A and - B. GPIO function should be selected if this is configured. - Possible values: - 0 - GPIO_IN - 1 - Interrupt Status Register - 2 - Pulldown - 3 - Pullup - Registers ICONFA1, ICONFA2, ICONFB1 and ICONFB2 - - CONFIG can be 0 or 1, meaning Pullup disable/enable. - - -The iomux controller has gpio child nodes which are embedded in the iomux -control registers. They have to be defined as child nodes of the iomux dev= ice -node. If gpio subnodes are defined "#address-cells", "#size-cells" and "ra= nges" -properties for the iomux device node are required. - -Example: - -iomuxc: iomuxc@10015000 { - compatible =3D "fsl,imx27-iomuxc"; - reg =3D <0x10015000 0x600>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - - gpio1: gpio@10015000 { - ... - }; - - ... - - uart { - pinctrl_uart1: uart-1 { - fsl,pins =3D < - 0x8c 0x004 0x0 /* UART1_TXD__UART1_TXD */ - 0x8d 0x000 0x0 /* UART1_RXD__UART1_RXD */ - 0x8e 0x004 0x0 /* UART1_CTS__UART1_CTS */ - 0x8f 0x000 0x0 /* UART1_RTS__UART1_RTS */ - >; - }; - - ... - }; -}; - - -For convenience there are macros defined in imx27-pinfunc.h which provide = PIN -and MUX_ID. They are structured as MX27_PAD___. The= names -are defined in the i.MX27 reference manual. - -The above example using macros: - -iomuxc: iomuxc@10015000 { - compatible =3D "fsl,imx27-iomuxc"; - reg =3D <0x10015000 0x600>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - - gpio1: gpio@10015000 { - ... - }; - - ... - - uart { - pinctrl_uart1: uart-1 { - fsl,pins =3D < - MX27_PAD_UART1_TXD__UART1_TXD 0x0 - MX27_PAD_UART1_RXD__UART1_RXD 0x0 - MX27_PAD_UART1_CTS__UART1_CTS 0x0 - MX27_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; - - ... - }; -}; --=20 2.43.0 From nobody Thu Apr 2 17:42:02 2026 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11012051.outbound.protection.outlook.com [52.101.66.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1DB9F14A91; Wed, 11 Feb 2026 21:00:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.51 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843630; cv=fail; b=c1FzExEm8BeSUKE/nXPcqIk+Hm0r2Oc+3g/3jo0aCizTjJPSNuBhw0HkPFSg3k7rH07XQ4lkQCWu7MQdueIVzuHxCqREdx8NiISIPoMpAWICjXnjQzAXlBDn8SZVEj/rzgoX1bYmz0G6RwTKUiXRNKqNgRuzQo2nf+8rB4YbL3g= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843630; c=relaxed/simple; bh=/kvfR07Ht6Zk6bfUHWvVKbV4vUQMgwIjO7Ny1Sxyg4U=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=FQUuO+Wu9KQLBjzaaGgi8BKWLzCayC2ubkHfYTdfDIjjuATJ3UXUVQEHsZtunTdqZ7zOG2FgYuJvTO3SKPCWCMcHD5n/2ZfJRE/gzz6QrE4BmX3uQKBbmt9PYDicaifmn9sVzxwjXYoNZ3ysjStK/Em4LRJ8goCtAt55BVCUV6E= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=aftXAoGm; arc=fail smtp.client-ip=52.101.66.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="aftXAoGm" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=HP4qiXsDVR61iH/2hX96eFQUWMpzp7Zp6XQ5QvUYqFSYzxl1T7Xh9aGT6H9ujs214DFFpkF11alw6GsyxBExoISL+8e9jegOtbbX8BkliBHekP8deGLWx5cnvrrfk6PiTUCR6XT9aBEz4VBAMMpAw4nAYD332/OQOMKUxpGdT0PACHZd+4Y0fA/MNfhihqMtTL+ggr0YGTG876IDNNZs5VsIXRcgMZSdhJCvSblAv4OO/cVMyYV0bvspgotG+vCimU+yxTcm4zQkS0h5/J7AcEuq43hdd3xSee1uZxhzEaIPQPEBXz6h/aNUVCdwWV1Q7fpcDlLOaiydteQZMMlkiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9ia2WEjnnH5MRmyWwVeqGD9whKPWinXARhvBaifEcJQ=; b=Hj4L8iUxIsWTtcLbFJVV+c89oXym6Dz3N+iPHucsdWzg//4B37YVA/JTnX6rpiQQbrcADAK2zSkHYhkuayHU4XYhnkFG+cLO9gYVvd/m408VkP/zE07SBRKEEBx0ECDN4RAXv+HuXTXgMzOHa1079zeDA9Oy5jRjuriqY93l3JXijohmgphyCkzoO+ww80rOjZ7orD0tHvlQ3p83lUKQxL2oGaPW1D1lr4YkelSoi2Cmrh6yJ6t2g3HgYzsXFuHiQ7ZTmAlxjNeI/iTCZGkyIaMnmOfyTEtuKomj1/wb2J1ostsJjca7YCw0ceWiZAmTZGrqPpbj2Nwbuq/dE946kQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9ia2WEjnnH5MRmyWwVeqGD9whKPWinXARhvBaifEcJQ=; b=aftXAoGmNlSijfsaR006/u5S3PS6Hbqs+5uR7DjeDkHAvA7PBRtLUfu1G5/iDEDlT6a6oW65DUktszDDdPLuU4Z28JDPAiCFOKDvryDAaDGDja/jMdGs7GobWaoljC8Su8G/7v5MsDQX2Tt/WfxNXbRXCW+TMulSuQU4ByA8rPm4hkNGQpAd5zC5aWEtgbgYcxMRNIhml9OssueIVQwMdDgvfX9maVdbXj5T1IKKz1BnO5bd0W1aqbfZqj39NEgrkPxuZ6nqw+t0CW2iTToqK54WdIW/nSqog0C+Ns98DaUbr1r0Q7r60f3vj/E4u1xd6MtXIDWRTI3hBYGXP6j70A== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) by AM9PR04MB8954.eurprd04.prod.outlook.com (2603:10a6:20b:409::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.10; Wed, 11 Feb 2026 21:00:26 +0000 Received: from PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588]) by PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588%6]) with mapi id 15.20.9587.010; Wed, 11 Feb 2026 21:00:26 +0000 From: Frank Li Date: Wed, 11 Feb 2026 16:00:01 -0500 Subject: [PATCH 2/4] dt-bindings: pinctrl: imx35: add compatible string fsl,imx25-iomuxc Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260211-imx2_iomux_warning-v1-2-1c5233771b32@nxp.com> References: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> In-Reply-To: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> To: Dong Aisheng , Fabio Estevam , Jacky Bai , Pengutronix Kernel Team , NXP S32 Linux Team , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1770843616; l=802; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=/kvfR07Ht6Zk6bfUHWvVKbV4vUQMgwIjO7Ny1Sxyg4U=; b=2R1ZQNV+176KTlT/fgIIMg0BsRQI8iR4AhP110JO2UKI2VHM97tUQOP4V68I2jWKZLAYu4pM/ 3kljL7j504ZAuWHYvxoRYwl6IyAxCR2FTnOED+5CQVlb/0VNifTS2dp X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: PH7P222CA0015.NAMP222.PROD.OUTLOOK.COM (2603:10b6:510:33a::28) To PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PA4PR04MB9366:EE_|AM9PR04MB8954:EE_ X-MS-Office365-Filtering-Correlation-Id: 0293a086-a196-46d6-7db3-08de69b09494 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|19092799006|1800799024|376014|7416014|52116014|38350700014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?MzR3TjFTZ2ZuczBlMFoxdGkxY052bXhIaHh4NGRLZWJDanV1RStMcG1Kd2gv?= =?utf-8?B?dVNIOGQ1UWR2TG10dzF2ZEpsWWFwWmc0bVFHT3RCSnBFUVBVdHRSRW9VVkN6?= =?utf-8?B?UVBwQmtWOWlCWUpOYlhSWnZoemVOVFBEUS9GVlhtUWRTaGNVVDQ4YVF1UldT?= =?utf-8?B?V29DVEZFNEZjdE9lTUJnOE9ZaVpXNXltZTBORjBzYVVFRGMxaFk2MFQvQ1lw?= =?utf-8?B?REJRRjFZUm1lR1poKzk0aGkvY1pqTjgxWXlUMmgwTHFJT1lWZkVDMXFzaTBz?= =?utf-8?B?RGdpdldva0dYdWlGaHZUZVBCc2pXajNTSGdWcVIxODF2RHI5TGQxWENGVjYy?= =?utf-8?B?T1F1Tk5XRlR3UmZQTG1pc0xhY3F4S1FUUjJwYVY4R2M5ZFU5SUpaN0hCUU5K?= =?utf-8?B?MVF1Z1VXTGkwQlZLcUJCTTVyZ0RCdjhXL2F4ZUZyOE0vQTRVK2xhUWlUMEti?= =?utf-8?B?bFl5V2pqUUgvYS84WXluMjdPbzNRVUhjNXVaTmxwRlhKL3hLcDIyaDV6RlFB?= =?utf-8?B?cTU0R29lYVNkZk1kZGVRdFZPcENiQ0tsNlZrWnhaVkx5OWwxeTVjekkzTE02?= =?utf-8?B?em1tUTZSQzg3eWZKZ21uR1EzZVpud21hMWZvalAvUnVYMENCQmJQU3JuWGxk?= =?utf-8?B?blBkS3N1UHNqRFg2Y3ErM3dGOUxsdmhSdzZ2OHl4ZnpIenNZUndxZFUrcUF5?= =?utf-8?B?eDZGQzRaUjRUZTFETXN2UllyZUJaSFo5Q0xlNG9CMmYwdzBQcm1ZQy9yV1cz?= =?utf-8?B?OWxJYTU4N3M4TG9jOWVqN0JGVUZGZ2gvNzVPM0RvRjc4UEZ6QlJMa1lYVkh5?= =?utf-8?B?QzkzVlIzZ1BHblpLVVFjOFFNOXMzVy81NGV5T09ISWhrWnlhK1NXZ3F0OFZK?= =?utf-8?B?MnhjZ29oVENTUTdMTUh5WVNiWWNoZEVEQ1ByVkM1U215Skx4ZDFJdEJINkdl?= =?utf-8?B?MU5IMmVCNG9pYVpGaklFM3lTZXF0bjFCc3A0MGgzOFJUMGxRRTVhNW4vNWRL?= =?utf-8?B?eHlhVGRlTkN2dHRiZE8yQmp1NXpMZ3hMM2FpS1B4aWNWSjgzTk0vM21MVVVn?= =?utf-8?B?ejNnSmFQTTR6STViTTMyVDUzdy9Dd1RjcjhQL08wTjlhdnRnQ1RzaVBzc0tO?= =?utf-8?B?ZlZEQnd3NU1PR1lTbEE2cmF2V3J3bWNHYUdxeno1YXlTZk9QZVpjYU9STmRo?= =?utf-8?B?WkhNZkswSWZkQ3lWMS8zeHZMSkVZMnViaWpBY1VhMzVzYXZuaW9VcWwyTnY1?= =?utf-8?B?cDlMdTNJMVo2MVNtMFc3RHlmcTQ4QWltMlRJRlhvT3krSFNFMkVHUy9zQnBt?= =?utf-8?B?V1VrYm5wWEwwWCtqbDNwRWY2b2FTcVVYUTdKU013MUthNUJzTTV4WGVHWU5r?= =?utf-8?B?Smo4dExFSVp1OVV5cWFacXk5UFlTeGF1VFhJMUtndUZ3SFg3ZWVJcFZieDZI?= =?utf-8?B?VmtoZFhlNHRaVDZjaWROSThubFdpQ3BXSUl6bnh1NmxoZ1FJWVpvQ3pOWEhj?= =?utf-8?B?SVlFV05xSTV0U1NuaW1qTm9JQlgvS1FpdWlwY1BtMHQ4TlJ2UzFjWjBtQUM4?= =?utf-8?B?eERiSWZEdHk2M2lPQkxOcFRZbVRqZk5ZdExnRWVzbmlRTnhreVlCVmlYUUQ5?= =?utf-8?B?MHBFWmhaQWwwcUd2Yy8rWFRWOWR6NFZjUmxQYzJyL2YrZnVWb2ZBU3c4Q1Vy?= =?utf-8?B?YVlLdXhac2o5Q2J0UW04YlNwenZZRzVuU2dFUk9ITWhST2Q2N3VyWm5uN2lF?= =?utf-8?B?bGQ4b01BNHBMNXp3dGd1bmQrVDBJVWRUdk1UVTlnYkdKZzZTeE5CL0lvRTBF?= =?utf-8?B?RGpWditPSW9FWXV3aVhzY3I4TE9VMmhZV1RmSDB5NnNpQzJWTmpzcnVlV2Jr?= =?utf-8?B?M2JZYTJsR2dOdnFLZmpyV1lDeGt3d0JZZkhkaDY3d3RWZm8zN0hvNGNxcWR4?= =?utf-8?B?Y0Z1cmNJUWRlVitoWWIrZnV4cEQ2YWUzZDVSNTJlME1iSndDZ2t6YUF2ZVVr?= =?utf-8?B?VndYaU1kVVJvNEw3cEx6MDcxNExYd3BtQzZJMDJudUJ5V0gxMm8yK1lrY1Fl?= =?utf-8?B?TGJKN0VUNVRjTWJmTFNZc2dmazJaVldWUHRWR3FMdHh2SHlXVlZIOGhrOUp6?= =?utf-8?B?ck5wOVdvbzdhVlRSQXQ0WDB2bllzNWl5bFZJb2hsYjNzSTZHbmduTEJnbFhp?= =?utf-8?Q?LwGRBC1MI+5S46NFp0Nwn9z+lbdlJew25g4hwK35P0xG?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PA4PR04MB9366.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(19092799006)(1800799024)(376014)(7416014)(52116014)(38350700014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?T1prZ0VHYnNQM3JzaFo4UTBLQ0ZiL2U0amVNSTlJc0lNOXdXNWZiSW8xM1Bu?= =?utf-8?B?NTNnYW5MZ1VMVWJvM0xkdzVJZ2hkRDlSRmg5dGhwV0MzSDdCN3dpamExdzZW?= =?utf-8?B?dnZmazJwNGNlZG9CVjgrUXl1SjYraXNHRUMrRjlTd0JjbUpwSW1iNGU2T0hk?= =?utf-8?B?M0RjbVFOMzNMamw1Y1E2bmR0Vjc1Rkp3WGNwUHNXRWF1TWIyT2pDK0g1OWVk?= =?utf-8?B?RTR1aDhQVXdmRTc2OXV0U2V2U21mRkxYMXErd3NCd2VsMXpBV2ZNK211cjN0?= =?utf-8?B?YzNsVWJyRWZpNGEyMzVHNVc5ZzVIWC9SaVg3UEovMW93VEJEN1JoK0RzTE1H?= =?utf-8?B?N0dTN0ZDbGZ3WWVtY1JNcFI1NS9VbnhEQWhuQUplaUMzdlNteGw3V3N2Y0NV?= =?utf-8?B?b0YzNHM1QkNFdjRQV1NMdnRMdDJUeDBWV3lWVkFvc0pGV3hmaTB5WStIU0tv?= =?utf-8?B?d1hDeVZSQjlFZW1VTWhHUzl4YW9PaW1WeHZWNi9yd052cGd1aUZ6WUNuRXBP?= =?utf-8?B?cE0reDdYZk9XOG1KK04vUk9pdEZHRlFHR1B4cHdzRm0yOXFVUnR3ZHlpYlNB?= =?utf-8?B?Z2JDb0wvV3ZnTlNZcVphdzdURzIrQ0hpcFZjNVA0eFhSRmFNUlRicE5jMEpG?= =?utf-8?B?OXJHSXRnRXdNODM3RENqUmhTd2sySnN6clhmL0xHV0VhZ1N4TUhreVdIYlNr?= =?utf-8?B?bnFBWHNFdUJzWVdNdld5TTB2SUhaU0p6Tm9wZ2Q5S2Rvc2hQejg5QzdJSlR1?= =?utf-8?B?eTBxMHp2NFJ3Q0d4WFlTWW9WZWJmYXUwc3lVRkFtTEluejY3d3dqT3UzSUpP?= =?utf-8?B?MzB4Tldmbk90MlVYZHpMMDF3WnFuR0txcnY5QTBSSk8rL3krM3p1bVFMcXJw?= =?utf-8?B?UmpsUGo4TW9GTjlobHhRK1NNbS9jeGdlOEFNdEFZWU1lRkJWd2JxbTFGeTlj?= =?utf-8?B?RU5DbkhZM0F3NHBwbkc0elRuVzJiVzdicFRYMHhIRGJXZ3Ftc0xyK1dPWnJF?= =?utf-8?B?ckIrNHJPWHpiRzNZUGNLQURiQ3I3Y3dnUHFzcnBlQjBidVZXekpJYlFDT0tN?= =?utf-8?B?STVkUFBNZlpSdTMwSWlrdmVxMjd4WUtCY1BKU25NYW4weEo3SUl3TkZrQWhJ?= =?utf-8?B?bUM2R0pNeXlXSEhqYnVrL0pNMVlKQnI2a01wZllKcXlrcVBpK3NlMUx6RFVx?= =?utf-8?B?czI5QzJwSkRRQllTbnZORmwyUDlDeEJkU3NWbjBMZlg3V1VFS3Zkc2dKZHAy?= =?utf-8?B?NnZyNm1yTUZwK1hyaE12TjdVanpvRE9yWDFUOGZqV2tMYVh1bHduZ0ZZZmVN?= =?utf-8?B?djY3bGV3RlpWU0FpNTRLT3dOUmlIdHZobFpxbnlkWkZ2WmxrMnNJMThhTnRN?= =?utf-8?B?RmFKT0dMYXZEaUpHZGljaFFPaHpVVzdWUDZIVG5LSVZ6NGw3M3BsZ09aTENm?= =?utf-8?B?L3pwc1pETlorcklkUTBtODBkK1VsRFFUQkpMR3BBTWhGWGViVXVHOU5XUVVB?= =?utf-8?B?R2grc3hQSkh2c1BZekxXNWRYWkkyazRudHVDSWo0UjFycWE4eXlyQkVEeExs?= =?utf-8?B?M0pobEx0eGNMOFZDZ29ENVZNSmFicGF2a0o0RDhwcUJLczBZY2VkUnVUY1ht?= =?utf-8?B?WEt3a1lUZ3Q5NFNPSGs1ZU1jUngyNFVyWmxiNlVKdENnQldnTy9XcjZzc2ll?= =?utf-8?B?MFI1OThMOWk5cEVib2dHcm9nLzdGakpnT3BNbEdQUEM2ZzBxOEJQZmc3dzNo?= =?utf-8?B?ZFRqeXdUNkIzNzZKZTRpeHpDcDBIK2FST2hpSUlPUnhwcWQzRWlqYThnV1hZ?= =?utf-8?B?WjRsRERhVFhWU1czd2pyZHFYSXd4QTlhU3J6cFJZVnNIYXlRc3VIM2RyRE9Y?= =?utf-8?B?bTFsTld0bW5NOEdiQ3FQZFJUNDJLUTV0Mnk1MmRWZlpFK3BCTHFNcGFrK21z?= =?utf-8?B?eDBadDBVN2Z6cDBCT3g0cGNBeWU2Vkt5eUE2dncvcHpTOE5ldjUzeElhUUQ4?= =?utf-8?B?UFA0WjJjdmgxekhib3kzVnRWTElsN1RxSTNJVWUyQmVIMmVLYnhVWUxlY05N?= =?utf-8?B?Nk5nTlAzcFkzUWd5eEVmZlFjb1hFTWp4bVBVLzVuYTR4eHN4Wi9saE1VRHdu?= =?utf-8?B?aWZKZFBUVWFQcWFKbURpTklXVEpwVXpFd1kwMkZrdzFZQVk3aVhlcHhENXhx?= =?utf-8?B?RU55a3JhRVVKNkhqVmdnRHora0pyc2k5S2NpeVNvdmRMYWgvV1crVk5ReUN1?= =?utf-8?B?bnY3eTBQaEtQM2lLOCs1NXN5UkswaHM5ZWVOM2N0QjBqNVNudXQ5a0twUm1X?= =?utf-8?Q?uAgODve3UcS06FFVdR?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0293a086-a196-46d6-7db3-08de69b09494 X-MS-Exchange-CrossTenant-AuthSource: PA4PR04MB9366.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Feb 2026 21:00:26.2656 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 7pac+pI4Auw8EenjE59sOtH5wuiEFJxJqq332utYRtHIMU5nDnzQmF5vfeut1FSUhGkmPkiH8n61Cy17JCX1EA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8954 Add compatible string fsl,imx25-iomuxc. Signed-off-by: Frank Li Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/pinctrl/fsl,imx35-pinctrl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx35-pinctrl.ya= ml b/Documentation/devicetree/bindings/pinctrl/fsl,imx35-pinctrl.yaml index 265c43ab76f4c3323d45162c01aa3cacfef53a3e..846e110062b2ad815a849ae0ff1= e186d4daa1e07 100644 --- a/Documentation/devicetree/bindings/pinctrl/fsl,imx35-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/fsl,imx35-pinctrl.yaml @@ -20,6 +20,7 @@ properties: compatible: oneOf: - enum: + - fsl,imx25-iomuxc - fsl,imx35-iomuxc - fsl,imx51-iomuxc - fsl,imx53-iomuxc --=20 2.43.0 From nobody Thu Apr 2 17:42:02 2026 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11010039.outbound.protection.outlook.com [52.101.84.39]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4ED15352C22; Wed, 11 Feb 2026 21:00:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.84.39 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843633; cv=fail; b=E23Y48uR0YAZH6piBC1s7oYf9CNs9UgW+ObNiQoWlVTPlGQDsOfMUVFZb2yT5E9aZkko5a3TC5Od4IR68Gr1pYX0nXiQGSKKzYIIOZHo22oWLVs9GYVs3EpXnzt56ttEyHgrYPwZi089/n1OlWc5nVmYlmGTLWfpEiPOejsARoU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843633; c=relaxed/simple; bh=ZShXCoNwF6Vk1Q/Ievrx3k6u+0NbGUWsFgU6cPrTLfQ=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=GBZAQBf9v/1iF6I9ITJLXRnbhAq509ZcsDXmxnl7BI7GX2mUyX6mwumO2rmocn4RYzZnHGTPxkjDTjZrTvaORjQU98oo00eQgkFmvHIH3eT4HjJa1kI3xfaYdehdEdWv5uLl3cjiw4XpN0iL/Ij/X9vAJluoHTholCUZMEi+lrw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=a2oPaEd5; arc=fail smtp.client-ip=52.101.84.39 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="a2oPaEd5" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gU+Xf2Azrfq4YjcBprW6Ts7yTkkLIjrPP/TnPkDeC00cWibn8RkaLlo+/MCi6sRe+MFz/KouwhoAGS/BI6yudIRY0AQlazuCcgGjWinthdXjLeFl4U3BypdqjVgUBmU0R5zX6HA3E6+keEdSjfHaxHu88jwb7QLodfJ7ryFZuuYflxjgbAVZ/zXVZp1Q3MTihnuq4MfU7FTNAGMTN5zmIXNIq28vZ2e79lL6roA4XNCtdrQgwwERy7oIk9SV/n8XZJfgx90u0CnpP0/aibdlLeV/2mRelbhzvPcN2KzxC+FNYmd1Bgy7ohAVxAveehNnue3Foa7C8jZuH3vzYGaNNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FmS09My3N0typIylUd9xHpWiSBYAME0QmcpUdz64un4=; b=IX2C3x0VrkqV+e/rOLZLDloSmoAtTqjbCij1wF2NUwy6m6CF9+5rvKcnB63sDN7yTZ0MJRrkiEMX7ZwJEYCWsH8vv6rW65r2zryFmxX1glq9ANORm/TJV23D5JnVsOYkcbO5vdkB3QtqbWfRm0JUCutdl2gqqpd2+4EhzGa7014ehCgHmwnu6jmt8LMemP94WRsrkXA6NnPKLyCGxYxSWQTwCDSMOTmT6COcSO9x/y3I5UWyg/Dlx5X12x5xn5Ecuy6lX7WECYZ8nZKKBLQ6aaavDYY0hJhUG5Shkrb02DA3ewzvWNqdEQMljgGcQV6H0k3guPWlsP5xam6kAhTJTw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FmS09My3N0typIylUd9xHpWiSBYAME0QmcpUdz64un4=; b=a2oPaEd5lCEqAMWtvixZ7W+ZoZ4oO7J1IHEu2Vo1kcs6D4by+NF27+anzh+wS/4J2TWFfeuivMACluNgsloeJJmtD3Q3RsBpm3EOrhBIDgXWrsXRieeS9Pyzw44F7bRM+HdfC2mUEoakJimrefIsr6F2LOPKmpXzSDomuaZTsckFPaj6NB8KG17P6aJ62oZ4tVL2QtBBRvYbPtMpacETHQwc+AvxFHjbp8d7wzAHlcCIStHHYMOzHx59qOvf8bj/d0xNxiooM6dg3niGWjIZTL3YkijbzpJVoXqDdf0Cbb1jajmObJCfsuQzt6XVMtaYW32/cXRloDJQvzayDxqzuQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) by AM9PR04MB8954.eurprd04.prod.outlook.com (2603:10a6:20b:409::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.10; Wed, 11 Feb 2026 21:00:29 +0000 Received: from PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588]) by PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588%6]) with mapi id 15.20.9587.010; Wed, 11 Feb 2026 21:00:29 +0000 From: Frank Li Date: Wed, 11 Feb 2026 16:00:02 -0500 Subject: [PATCH 3/4] ARM: dts: imx: rename iomuxc to pinmux Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260211-imx2_iomux_warning-v1-3-1c5233771b32@nxp.com> References: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> In-Reply-To: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> To: Dong Aisheng , Fabio Estevam , Jacky Bai , Pengutronix Kernel Team , NXP S32 Linux Team , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1770843616; l=2085; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=ZShXCoNwF6Vk1Q/Ievrx3k6u+0NbGUWsFgU6cPrTLfQ=; b=vidVj93t2HAoR8359RMdY6wxj3GrrXPxXgpMPs1hbAyBIkm1WbXg2FHcKaKmKHGQlMM+yNa+M Jken+rJ9OUGB9ULx5Id42NmvKammA6ecbGQ0YXkAT+v0kasOREeaQ9I X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: PH7P222CA0015.NAMP222.PROD.OUTLOOK.COM (2603:10b6:510:33a::28) To PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PA4PR04MB9366:EE_|AM9PR04MB8954:EE_ X-MS-Office365-Filtering-Correlation-Id: 9a712229-d7ef-4596-6f3e-08de69b0968d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|19092799006|1800799024|376014|7416014|52116014|38350700014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Z3F1NjdmT1dqOHRtTDIyaGpDNi9UMFVjYVFhMmVPUFUyN1VIeEdRWGVpeXhF?= =?utf-8?B?dVZhSy9wK2FMMFNzdW0rczM4NmlqeG1oTWc3cjFXaFh0MThRWnA0LzJZZktl?= =?utf-8?B?bk9ZZDBteHp1WTRSdUN6cHpqSFNXRlk1MGoxQWN3akE5MmZvc1o0aVJBbVFL?= =?utf-8?B?dnJaYmxYanVrSlpXUitBT1pUaDJCSHJYNU9KOHdvcmN4bEVhSnRiNUVaOFFm?= =?utf-8?B?VnFxZXIwT0RIekMyTmo0UXYwUTdaSFZtdC9SY1I2YmJqZ3VEWEs2eHYyVFVB?= =?utf-8?B?VTMva3ZIdXd3SVlTMVlQZEUwV3hRSVpIaTBmRmUxRFNvU3RaMDJDc2xkdFYy?= =?utf-8?B?Tmw5RXM5L2RaUUFxcytyZmFnc1ZPbG8zcU02OGJhZkJxa2NEWFUxZkV2TDNl?= =?utf-8?B?d3AycUxYWFhBQlNlcHpLVmc0aVAyZE4zbWZsd0wwMDd6b0Zza1hyRlZ3Q21G?= =?utf-8?B?cU42ZnVrWEhobHNwZEFJTTh4Mnk0UzkzZXY3bFBWbjhwenJ3eVpyZFhIMWNy?= =?utf-8?B?Q2k0UHFSZ3BqWWhlRGZYWnFCUGxVM09XUU5PNmtlekZ3dDBCTHFmUEovQi9s?= =?utf-8?B?WjFaeTRQUjd5WFlkZXRxYnREUTNZM1NQV1MyZTZFZUx2SWVaQzI2cjFrc1du?= =?utf-8?B?VGVIdkVPQk5jN2JUcm15QVFJdHpKTFdOcDNiVGZ2UjJxZ2M2TXQ2VFY0MVhO?= =?utf-8?B?RVNPejBlTllrYkJ2UlFVYTVob3EzWVVTb3RDTEpNWTBoZTNvaHJVQnNnRTNM?= =?utf-8?B?NXJZOTZ3eVhyZzZKSzNrNjdUbHdQcFZSV2NnUGxYSmkycWJvSUl3UmxLQ3dx?= =?utf-8?B?SUxzVEpWZDZyckFzZktncU5ZQkNyN3p5cXdwU09XbEdFNy9lMTFVR2FZT2ho?= =?utf-8?B?UGRqU2hzVlVEZGQ2NTBYVVNHRDgxaGZ4MUJiSDdWUGFheTE5Qmt4ZHExVHYw?= =?utf-8?B?bWtQNHNjc3NDakpFVjNiOEpmZVUxQzlBU1dyVnlRN0QzMVovMm1pcGFSWGVj?= =?utf-8?B?NjNla1hmQjNMcHBQMDlnZmZBeWkxL0pIWkdheGI4K3NFS1FBWmdEdG5FOXQr?= =?utf-8?B?SXJRVklwbmROZ3RyWUFkeEhRSGxkclYrcE5DZzdkVkEyYmxBdFFENURjTVcr?= =?utf-8?B?UXE0RVczbElDS09BbTNROGk0bXRvVHRWL3pvZDQra3NldDhCLy9XdjZJRVhU?= =?utf-8?B?Z3F0ZXdyWjFKczB6WlpJTXpoOFE0OW8wMjZJbjZZT1NBUnpHb2Y2SVNzYUMr?= =?utf-8?B?TUpyRFBuZTExRVlYTGZlTExqK3poZ0dDdG9CTkFEclczKys0QlM1T0JuUm9z?= =?utf-8?B?QnpmbEl3K0hpNFp6UGN0T3pkcHRPanpuREJzbTYxSzVxY0dsWHpXdG8vQll0?= =?utf-8?B?Yk1tNVE0Wkd6MDVrcFNLKzBWbjZuQ0dEQ1pObGZJRnpFNTRPVU5XVkVDRWQz?= =?utf-8?B?VHEwQmxCTWUxd0hyTzFoM2hmRWs0ZUhRaGtaMEN0YWNIV0tuVGcyMjVJQk51?= =?utf-8?B?Q0VlZGRSTUlXeEZRUkZ3cTlreUNRc0Fua29xc3pucEw0YWk4Q3QreUxKZ2k5?= =?utf-8?B?d2NpVDBIck5PTlJCZ1c1MlVVdUhUWWFFeVR6WUFRWnY5OHVEUjdscEl1QXZw?= =?utf-8?B?VEFocXhkdVpwMWtOYTRJUjlSZ3Fuc0x6czNsTHl6ZTRYanpnZGpwY3BJUHF3?= =?utf-8?B?SGc4MU80OFFlUWtOS0t1T3lZRHdac0k2N1psRnQvQm94dnRQV2FTZXdXN3ND?= =?utf-8?B?dlRxVVdlajhTUFJWVUJESWh0Zm1PL0MwTVV2aDVZVEgrWFhMdmhYUUtNYjlG?= =?utf-8?B?SHAxa3gxU1MwbXRhVlZNNUlxRGovb04rU1k3SENjUTg3Z1MwcmUzWmRNYWMr?= =?utf-8?B?WG5HRzdDcDVkZmcrMmhZY29GVkFJZFU2M216M3FNTHU4bHhNWkl3djJRM3Zx?= =?utf-8?B?ODkvSHY5YjNud09ZN0ZDVTIzNk1FVUlsWlkyUlBla2ZNeVd6Q1A4UjZVQ1Zr?= =?utf-8?B?aWw0ZTZKeVNabFdRdnlBWElOWFJEMC93VkxrMkR4c3R2NU5tbVFnajc3dmFX?= =?utf-8?B?TmVudlNWZVBrRmNISWJVSVNnUXdlZ2I4SGNsSkcvVXEwaU9UWjhVVXNuTm0z?= =?utf-8?B?Z01ZT1ZwczcvR0pGWUxqWjlyeFhSdHN4VFJ1dEw2R1FEZWw4eDdPN1lqdDV1?= =?utf-8?Q?Ht9SaZBoTf4XfncqixJQfjTYoLYT4+AXOB3tfapkd4+W?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PA4PR04MB9366.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(19092799006)(1800799024)(376014)(7416014)(52116014)(38350700014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?dGtMM1dVblA5WWVmWlNISXY2Z3FDWHdHTVpVWi81YW5pZFVNTFEyZkFpOTJZ?= =?utf-8?B?MHp6YUJpOWpGVlRSK0hPSUQrR0Z5K1hPaUVGZXJwaEJHc2t4a0tFMy92TEsy?= =?utf-8?B?L0RDYjNkNm1PK05xMHpmV3c0YjdRbTFWVCtpOXZubkttbjJKRE5hYkFoeWFR?= =?utf-8?B?Y3RKVnpTRS94MGlFRjF1eHFXUW9oSG1VV3RvT2sraTdURXVJSnNLLzdhbXlX?= =?utf-8?B?d2ZnTDYzM0pVaU5CL2JIbnZpVFZHUjRiQlE3RlZuczU2WkhyTVJRSjZ2TG5p?= =?utf-8?B?QldrTHd4Y2RzOVo0QWkxd2tYaEhQblJqdWEvazVOMkhtK1hzMENuYnhwSGFY?= =?utf-8?B?R3lreHk3c29UbXFXUE5XZGlZZDZaUnEzd2tLUmZKdG50L0pCUUZJNHVkRXpH?= =?utf-8?B?T2xzY2dJQUM1WEZjYXVTd1FLQlBIb2szWTh5MjFYTzZKSHBYV3JVaVVyOTF6?= =?utf-8?B?SEUrNjFoVEJ1N0prR1BMa1p5K0pRY3VJeHNxVVpxN3d0NXdwenBYZ3J3Q2lP?= =?utf-8?B?K1M1OEF6RzA5SThjMEhZMktHZ2lLaHdpTm8yOWROaEZPNjgzYlc5VUF0RDZ1?= =?utf-8?B?ZWE5WUJNNytjVVZYTWMwa2psdXlBa3lBQzFTUGtQVmszNGw5RjdhNGFKcUZm?= =?utf-8?B?Wmd4QnVaeHcxSW5tNm1OYnhJMTJYTzRyRUNZYis3STh4bmJuTEpKN1kwZXQ5?= =?utf-8?B?ekltcFh4eFFxd2VUSWlYaSttR3BHZ09NVng3b2RxaFJrSzFlSG9CeGZPZGtO?= =?utf-8?B?OXNQMUk5L2RzQy9qby9BbG1PcU94U2NESDJJSDRNZURxRnRjaG5jc3ROY1Jq?= =?utf-8?B?VDdHZXlxZ2VmK01RQ3dxMThoTG8xV1JPNG9PcWVHdjVERXJzUk9CNy91Nkp6?= =?utf-8?B?SytubWVDditlT3gxOFRqWmU2L0VEamhTQmgwb3NuM3E4QnBTZFlocTVPK21J?= =?utf-8?B?aW5EbjlEblZLZVhQMDRjOVhqV24rMDVHRDAvTGFoelZyUkdNazdYa1djdFY3?= =?utf-8?B?dm1McGx4RWkwVlh0b1l2R21kQUFoS2hiTnZXYnhLRFZzTXJiakJDdFQzdzVN?= =?utf-8?B?Rjl6WU5xcGhSSXFQenRhVDNxeElMUysyYVlrTFVwamE3THVWazVsVmNza0gx?= =?utf-8?B?OUt5TzJwMDNRTkZ6ZkhqUjJaY0dDWno1T2RDREsxMmdHbk8welROYXQ1YkpB?= =?utf-8?B?bUtyck12S2tYNEMwMWsvUjM4b0JBOU10NTA2bmJoVEVrWGZ0L1RrSkRSL0ZM?= =?utf-8?B?eFA3dW5Yb0VNL0pUS3ZvaEdibldqOVRockx6NHg2WlNOeUxrekxzdi96QXBq?= =?utf-8?B?NXZzeGd4K1pPcHZsWnlKTG5HVkJ3Y3NkSnlDQjcvdlFxNmhvcGZTN2NTcjFq?= =?utf-8?B?ZmRCVWxjVm9kSFZxeFc5bU1TUkoxZ0VmVTFyMXphTmUyV1BzMitpWER0eG4x?= =?utf-8?B?a1FmNE1tQTZBOEU0TDk1T2E5TGx1WTZTamRnWkl0VkhVUzNJdlZ3QlBZUlRZ?= =?utf-8?B?KzE0SlRGOU5YNktIelQ1ajBtdDV6MGU1dWJUTkZUazZEelJKVFdJUnBrTkM5?= =?utf-8?B?aFJFWFZsY09VbFdCQkMyQ3kzZ3ZOKzIza2FWaGkzOElCajRYckdSUnRwRjZF?= =?utf-8?B?VGNmZmV5bEVreXpFaFdzSXhPc3dnaHB4SFNNTjg5RXlLRWFCZ29JVkFPU2tu?= =?utf-8?B?em9lRW9xMFVlM3diOTFwc0xWdEM3TTd3TndjOUhOODZsMkZIZkFWb2NmVVlP?= =?utf-8?B?SUJRNldPUHhVQzE3NUhxelRsaCtTWEU1WnNqamt1NlZQaDk5RkZOL1lkaDNZ?= =?utf-8?B?Nm96cFV1cHpnZzZpQWxkWkFreElZQ0EraFFLRW1KV2FhVjJsdWZUMTV0em9M?= =?utf-8?B?NVBZY0VudkdmT21ja0Rmdm0yUEJlaE1ET2FjVmpKQUtCTlBKbjF2dUZEUXVH?= =?utf-8?B?TDB2bDRXVVhRVGphRnIwNWY2TlZnOTE3QkNSMm1OY0xTTFN5WjEra2pyVnh0?= =?utf-8?B?aGc5UUc0U0p0Vi9SV3h4VSt4WFpXaTdzQ25xK09lZzkxNkFyajdBRkF0bDFt?= =?utf-8?B?TGd0OHNpNld1Tmp5OXN6d3Nka0xIanpWNmQ0YXM2UXYyeGcrSDl6cnZ6dnZy?= =?utf-8?B?SFEvU3BHT1VkanV2VTFWc3hEMmpPTlhmQm1pa2x3bjh3d0U5cnhKbWs1RVdI?= =?utf-8?B?bEIvMFJjQVMzbVNVejhTaDYxZTZMMFZaT3Q0cGJtbmFKMGZoby9CT0lINU1R?= =?utf-8?B?dzVPN1AxWFVxQnpyZDk2b0xObTQ3L3EvaVJnSmljOFhLUzIxWUNTUlY1Ungv?= =?utf-8?Q?nsOX3QszL2Xzc9WIpS?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9a712229-d7ef-4596-6f3e-08de69b0968d X-MS-Exchange-CrossTenant-AuthSource: PA4PR04MB9366.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Feb 2026 21:00:29.5655 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ETGG7/Qf4Zc1KKwFwB7Nqtx2PuMoRwZvPSb5UJ9IQ9iRdunfnQ2HOjkRaWgdofKQPeH8aKANYMi7j2MJ68t4lw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8954 Rename node name iomuxc to pinmux. Fix below CHECK_DTBS warnings: arch/arm/boot/dts/nxp/imx/imx1-apf9328.dtb: iomuxc@21c000 (fsl,imx1-iomuxc)= : $nodename:0: 'iomuxc@21c000' does not match '^(pinctrl|pinmux)(@[0-9a-f]+= )?$' from schema $id: http://devicetree.org/schemas/pinctrl/fsl,imx27-io= muxc.yaml Signed-off-by: Frank Li --- arch/arm/boot/dts/nxp/imx/imx1.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx25.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx27.dtsi | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx1.dtsi b/arch/arm/boot/dts/nxp/im= x/imx1.dtsi index a1a89ccacf05589216d80e2b00bba2a1c3b32e62..ed04a907b3f795e45ce37963143= 915be05b56789 100644 --- a/arch/arm/boot/dts/nxp/imx/imx1.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx1.dtsi @@ -202,7 +202,7 @@ clks: ccm@21b000 { #clock-cells =3D <1>; }; =20 - iomuxc: iomuxc@21c000 { + iomuxc: pinmux@21c000 { compatible =3D "fsl,imx1-iomuxc"; reg =3D <0x0021c000 0x1000>; #address-cells =3D <1>; diff --git a/arch/arm/boot/dts/nxp/imx/imx25.dtsi b/arch/arm/boot/dts/nxp/i= mx/imx25.dtsi index 82601a4b7b4b5a90d744217beda68b19fbbb6767..54a116533c45883d9a2f7823a2e= 48b2f82a17b1e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx25.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx25.dtsi @@ -195,7 +195,7 @@ kpp: kpp@43fa8000 { status =3D "disabled"; }; =20 - iomuxc: iomuxc@43fac000 { + iomuxc: pinmux@43fac000 { compatible =3D "fsl,imx25-iomuxc"; reg =3D <0x43fac000 0x4000>; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx27.dtsi b/arch/arm/boot/dts/nxp/i= mx/imx27.dtsi index 989b7659b6692afe23884748a58aa5a8484ff4f3..3a8ca1c3f179361870d95136b11= 41c147132c840 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx27.dtsi @@ -289,7 +289,7 @@ sdhci2: mmc@10014000 { status =3D "disabled"; }; =20 - iomuxc: iomuxc@10015000 { + iomuxc: pinmux@10015000 { compatible =3D "fsl,imx27-iomuxc"; reg =3D <0x10015000 0x600>; #address-cells =3D <1>; --=20 2.43.0 From nobody Thu Apr 2 17:42:02 2026 Received: from PA4PR04CU001.outbound.protection.outlook.com (mail-francecentralazon11013052.outbound.protection.outlook.com [40.107.162.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 77A9F32D7F8; Wed, 11 Feb 2026 21:00:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.162.52 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843640; cv=fail; b=djcEJKcd/QHR+WkcXt4cFZWTHA8XbtS+mLoCCzEJ2zUOq2SHF4RMEQGrJiJa2yZbj1HOb5TJxLS0g40wd3X2LN4ktvP/wV+OVcDOd4Yif3PSzyi1YE6y3/LMWVONmEdBAH0g1J1tEQNxOCfMHFLf3CK6smqDvr8HOuE/1sN9igo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770843640; c=relaxed/simple; bh=1cE933yph5yC+wGm3NSqRFh43+qDMKNlFzWG1aDVTRA=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=WOYtNE6bZVmHq9mz63xJEy6lpTZtHjky2UMSQs1iJ6OJG03hdq1QJVDbWGyy7DLjq90fk+rBoFEiHZTiw2HB4ulYSLn52TyLaup2/yuHarT1OdPKHlpyOSrCrQxnR+0WRaSREVc9HoxaTWonrlJ2JaE31NlaTfTd4jKgUEHOzdA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=XgEg5h4N; arc=fail smtp.client-ip=40.107.162.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="XgEg5h4N" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NANEtQIUBLidF+XuClVUGe9x3a9InUBpaZAouLyDivMDwxnL2CW+BfGuoQxrCINs4p4XKc264Y4V5TZTCLJ+2D16xYqy7y8tVsuiE2ZklscVgLQQ4key3Yev538igghx0tBSQCxf6Iafuo/guoQSe0wCH/ft/EPVeTjbOi4tJsYuQ7GaR8vQ5CEr9XJJCYQ8jS7tnhq5UITaCrfi0q7TXa0n/qRnHIizMkXJ65M/s69Lzg+6Izf8g/ibr4j55SRLSJa2ACt83HQzcIsNp18ihRKVuh2WKVJRCejEAdY8FC5EAP+T/4w/Y8YxtY7bmOQVY6cLdtI/lMV6z9jjxYu93w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=U9cgmPSztWqM6knmT5keGf10n+k3OxePNi2wizYhXZg=; b=QBUvnMl+Wkti6g4bTUHBagsQhsC+PHKicjwOHtXN3NAhz8Ka+Ke/mnk9aGsW1jrWNwK40tRfA3cz79QDE1JTLDbn7O9eHFVV3SFaQnNeJ1/sdfjbmDoED148hsZNCfICxoJXuHnkRux06L1zojAMBUgF/hvCo4BIqS/q6vpQLQDuTIZKUMcjv4Rvryct5933MfbVi6u9Bjr2U768wffiy9mqtpz10ud0lkYQZZ8te/yaHC/LD0Bgw2us2qLFNYT9D75IiifaFEvbw8mlZen42eJKD1H78ocbytaCRMOJvwfQZ5HFYRphQ6lRuFUelW2XwDgwSMyYJpnpJsjgx504lw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=U9cgmPSztWqM6knmT5keGf10n+k3OxePNi2wizYhXZg=; b=XgEg5h4NPqheHO/ITaHDBgsR0+4LN7VLx9IcUxnGjyYG1RqWY57EQAxNM5WSK1m7z+SzgEANWm3sKFK/eeens947+ufqUDp+EOjKS87x3EHxCkPrXY4TjH7JZMG62S45Cseop8OS83FrX00j6Mcg4rXBqlMieSB9FnpgN9e6GRs98/fTlhXqcDz38YW9OPKOPI1bi6v3rdmd+SuPmT2mTZfFsMsDJlcX/xLBtbWF44Gqs14mqr+oC1bzJmhlCRCv3MEt60auzO3TKY5AJAyP1vPK8LcCweM1bLuDKt51OO00aYJOn46v0M/40IxLuG47k5x/WMqlnOmz7zO+bQsmgw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) by AM9PR04MB8954.eurprd04.prod.outlook.com (2603:10a6:20b:409::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.10; Wed, 11 Feb 2026 21:00:33 +0000 Received: from PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588]) by PA4PR04MB9366.eurprd04.prod.outlook.com ([fe80::75e4:8143:ddbc:6588%6]) with mapi id 15.20.9587.010; Wed, 11 Feb 2026 21:00:33 +0000 From: Frank Li Date: Wed, 11 Feb 2026 16:00:03 -0500 Subject: [PATCH 4/4] ARM: dts: imx: remove redundant intermediate node in pinmux hierarchy Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260211-imx2_iomux_warning-v1-4-1c5233771b32@nxp.com> References: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> In-Reply-To: <20260211-imx2_iomux_warning-v1-0-1c5233771b32@nxp.com> To: Dong Aisheng , Fabio Estevam , Jacky Bai , Pengutronix Kernel Team , NXP S32 Linux Team , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1770843616; l=65741; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=1cE933yph5yC+wGm3NSqRFh43+qDMKNlFzWG1aDVTRA=; b=Dtg9S+AorEzIql9S9wgMKLnaOeyfTKrVJP90A9QEkfkNlRVaC4HvZytoHFWN9yBHtfo3Giz2w CeaCK8CgXgPD6Rkj5HE0opXeJwTfJrANkhnudDAx01/UB/zutCYYp/b X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: PH7P222CA0015.NAMP222.PROD.OUTLOOK.COM (2603:10b6:510:33a::28) To PA4PR04MB9366.eurprd04.prod.outlook.com (2603:10a6:102:2a9::8) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PA4PR04MB9366:EE_|AM9PR04MB8954:EE_ X-MS-Office365-Filtering-Correlation-Id: 7fbf4589-15c7-4e14-7099-08de69b09890 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|19092799006|1800799024|376014|7416014|52116014|38350700014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?OVRSN2JrbXV0U09xWHp1cGd0Zk03NVN4dUI1QTFDblp5Y1kwT2Jyd1l5a2VQ?= =?utf-8?B?b3RzNDFxd3VmS0lFNEdidDh0bDVLN1ExRTFmNXgzYTNFaXE1QzJuZFEvUlU1?= =?utf-8?B?a0RaYW9uQnhHRmVCeFZsVVlIS09Va0Z4cmJEa0pEcUhJWEo2ZktmSTRDZkcx?= =?utf-8?B?U25FSGxFQVlySGdTaGkyZC8vMHNCdHlPdDFTaDI5Z0pSK0N2ZlAvUUoyV054?= =?utf-8?B?N25CLzVZOEp5ZkJFUGVZOU8xNkFsNW00bUdzQjE1Y2ZscEZGOU1wMWNsRmZi?= =?utf-8?B?SDN3TU0xTjE1NWhzOTNVc3pQbjBpdTc0VFJTUjVKbUJDRm1GdnZ0eTU3T2dw?= =?utf-8?B?SkY2dittZUhrOXdHV01qM0FIbFgvOWk0ZGlORU9KT1docE1CcWxGZ2hUbEY0?= =?utf-8?B?cVBjVThsMFpla2V5Zkx6NnVIN1lBc2o3ekhVN1BYMjFCTHBuS1RFcjArRW9O?= =?utf-8?B?Q1QxSGdDalJ5V1BFYkF1a01Ra3NtVEl3cVhYcXQrRExzdkRaR3pabmgvd0Zm?= =?utf-8?B?dWRRZTRiYU1UdjN6WWhaN2I4Zmd6WjF6TTA5MWNucENXaVhEUHJHVWtxLzFG?= =?utf-8?B?UVNsQUUrUXRxQ3phVGlJRmpBamFQc2xUbUYvd2JBbmVkSkdNRlZ4dXBEeUVN?= =?utf-8?B?NFIrcmo3a1prVmVtL2k5UmNUYlh1L0YrLzBvK2w2Q3QrV3BJTkp4NDJtaXZE?= =?utf-8?B?bFNGZW82c2w1V0F4Tjk2eEptemtoMGdEUWo5TVl0UWtqK2xudm83YzZaTDVx?= =?utf-8?B?NTVXUVpDcmEvTGxxaGVYWW9qWnJ3ajcwRDg2VzdFT0c0THdaOUVqNjJaem1w?= =?utf-8?B?a0xpQ3M1UmZOYWVmb0NReGc0VlhmZ0F3NjlmM0NZa3FmZGxWdEpxK1FSallq?= =?utf-8?B?Ym8vWWRia2tDcWsvZkhCK3kxUlJScVlqMUZyaW9MS2VCeDQ5bkxaNkh0L0pj?= =?utf-8?B?MGdrSXNkcnNHRjJFSlNNTHdlUFFxUjJRQ3RBbXRIRW5rY1ZidWx2STNPd3py?= =?utf-8?B?SWZpWStBSWJyNEhxSklkRW82Ty8reUlSNVp4MXRyaHFjcTQ5NHBCcFl2ZEc2?= =?utf-8?B?bkQ5ZXJzdkUwSm9DQ0Y2c0ptOG54bHFKT3RoMXJXOUN5SnFNczM2TE9wemx5?= =?utf-8?B?WVVMVTJCeXBqUGg1U0JHNEFTcU1VTklVc0NTdnpyMHNSYm5jK1BiV1lpWUVD?= =?utf-8?B?M2IxWVBUU2lkWnJDOEluVTN0WEp2SWVYa1E0cmFkckZRUzkxQkhqRW93NE55?= =?utf-8?B?RGYzOUI4Qlh2UDZOREJZSHdmMWU4eWh1SUNjMEp4cnBINDNwZnlBbUpuWUd5?= =?utf-8?B?WlJjZXM0QzQ5cHVsTUw2L01CZkFEYnJXTEl5K2s2Ris1N3NBa3FuRUFPMFpF?= =?utf-8?B?Y2hIeHljdkpTQm9CcVpBdWJpRnBMRmdwMk03YU9YSWxQeDNzUWVXbHpwM2xN?= =?utf-8?B?VUU4ZktQSXc3anVEaUdUL0p3V1QycVBqN3VQaXFQRlE0TkYzT3lsZTNtcDlw?= =?utf-8?B?MmExY3o4d2FCTkk0TzF2R3lXNVI5Sm1Xby9SNUFPUlUrYW5NQkFpenZnWWdW?= =?utf-8?B?ZERrcllrbnBiSzEyWEtpdEFGVGRrSDY0TVYxQ3B2cVhlNmZEdGNMQmc2NFhZ?= =?utf-8?B?a2p3Y1JHR3pWVTIwY0QxQWJ3MGcxKzA2SksvZUlQN3ZEZ21XU0l6KzNlL0Zk?= =?utf-8?B?cFdtWEJ5b1l4TjdsNGp2dmFHeGxMTGVsK2l4SVVRWkpTSk9UWFhFR3oxREl2?= =?utf-8?B?RlBBblNXeTZHQjdicm9VKzFibmRKU01qTzB2aFdZS3g4Wjl3SEtuT3h5NSt4?= =?utf-8?B?U09ZK2hrYnZGVmEyMU9vUXUvSjV0S0VMT2dNVFIzZTN6MEdDYmFpbis4aGNq?= =?utf-8?B?OThOY2pFc3U4bld0bXNZcVpTUUZZVmxoMWJUSGp4L3VRbytRUUNsR2lTdHUz?= =?utf-8?B?bnE0Z0hlV2ZnZ1VkWDljU2JuSFhNdk9yM1lKbW5RMjdoaG9pTjlYcW9hWnVO?= =?utf-8?B?T2cvTjJPWjAyNmFzOW1ZR0dXSWx1V285Z2VVWmNCVnBSc0pTUG55azc0STBk?= =?utf-8?B?UFlCeGpQVjRlcVgwSjdQZHJOY1JJWWFaYmlBeTZIYy9nY1NXNzhQYS8wdThy?= =?utf-8?B?K3N0dGpCNFFiVENSelZOR1Q3N3FHYlQwb2NGbmx6ajRZZ2lNanlwVGZUVXVI?= =?utf-8?Q?52mObhNZFV/nqZ4iJhtgWYDDgQxVXyaXHNgo41omexJf?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PA4PR04MB9366.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(19092799006)(1800799024)(376014)(7416014)(52116014)(38350700014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?T2s1am93dTJjRnBJeXBEZ08wOW9XQjZPdWxZeTZ0eXVDOVZjNkh3OVBhR054?= =?utf-8?B?QmwyV0FNTlN4ODh0R0hEQ0VlQ0NEV0txaEUxKytrLys0OTR4d3JCclphMzdH?= =?utf-8?B?Ykc3ZURoanZ5ZmIzcFNTM1p4RXU1MDY4NE80R0doMjd4SGVtbFdMeU1UZVhS?= =?utf-8?B?Rlo5K0xxcjYrQitPNS9iSmF6b3NRaWljWEo5K2tjVUZCZXFJRDJYNy9YdGJV?= =?utf-8?B?OUNxL1JEOXZJQlRiTzFHOHFqZlZBNGdhbzFMZmY2UjhjYjBnUWdMN2p6b1Zk?= =?utf-8?B?My9MR3VlRmZ5cjBIKzVZc3ZQVm1tMGRBa1hjNGJQTVprQ3pmMGVDNjdpdDdj?= =?utf-8?B?V2VVRXhUMzVPUyt2UElDaHZ4VWJ6MTZoTFZsUG4yMWNEMzdkTXhlMHhlTEZX?= =?utf-8?B?OTdUOVora2xsYXVDMUdDSEQwRkdQQVZMbWRNejlxWDBJeUU0aTkwRTd5bFRi?= =?utf-8?B?T1F0aHorZGpEVGhGMjhkNU91Q3RrUWJTYjdINllxUHFsTWl0aDdETGcyVTBo?= =?utf-8?B?U2JsNVlPWU1qTFV3Z3hWODJpQ3MreWxkamc0MjY1RlZqS2VtdmxOMDlYbGFV?= =?utf-8?B?c2tqeTloWjQrNG41Z3ljV3ViU2ZHRGQ3UXd4bTlWNkhOQjVXZTJYRENaaGZL?= =?utf-8?B?WlpLMjJTVlZwVEttTWNGTXJSeGlTZEhtK0ZiWi9YOFM3L0hmNk9iSkpJdWtv?= =?utf-8?B?Uml3aXRDTXRXNGlyaGFZR1FnR2xpTldMWDcrRTNWMG1oR21TNjEzcEhiUkRI?= =?utf-8?B?WHlSUWpaNERFdEgvTHIyY2UrU2F6YUQ3d0Q3N0JVeFlRZ2xtYTVvSDJrWEhS?= =?utf-8?B?NkpUSlArUVhuSjdQM01aeVFVVWp3eWtROHlqRDVaRlJZRzJVK3V1Yk5ZNk1T?= =?utf-8?B?VTYvNDd6RTlLTUdKbTVEdzBFM000VWNmUHVqRGpvME9TcUNUWC9ycDFLUDN5?= =?utf-8?B?VWtqSndHd1dkUVovU0hLTzIycHppM1BsQzR4SmhUdzJNYXI5OVZGU1U0ZERa?= =?utf-8?B?U0tUbS9XZy9EL0hSQ3Q5SjUvZEJuUlNIZkdRc0RFNFNFZkRVMVZpL1hQd3ZH?= =?utf-8?B?VCtlN2x6UUZxN3U0a0FEdUxUcGYyZVJ1YW1qKzNDY1Zkdis1dzVOaG9CZjZ1?= =?utf-8?B?QlEzREY4ZWM4bnkvejB6Q3d3ZmROQXM0SjllZHRYU1krcTZhRitsTjZRR1VK?= =?utf-8?B?V09QdzJ3S3ppcitNZlpuWXF2V0REMTF3SlZPWE02UzFINThQVW5jRnNHWE82?= =?utf-8?B?NUwweGNHM0g3VDQrVEl4WVl3SS9uNnhqek8rcXV0L1pOdldCNEhlclcrRUdV?= =?utf-8?B?MHVQdEt4K0NwN2FteFNtTThuN04vbUIvcEpFMlVEVEk4OHV0TTZTYnVpaUNF?= =?utf-8?B?MXVCSTF3OEZ6c1NqM2dmdVUrbXJNcDlURFVpanNVcENHYXZkRzYrclI3d3hX?= =?utf-8?B?TkljZFZlYzJHZUR0NkFtbXAxaDgvU2tpVnZUUFdBWTF6UUhDOXFYcmFJcmpr?= =?utf-8?B?UW41eG1tTElrZ0lJNTJGeWhkODhDczR1ZXIrMzlHbW40MFl6WjVHZ0VzUzZs?= =?utf-8?B?QVFON0FnR29samlaRXljdGUxcklyb3pKdWdZNkRZaUtDL0g3OEpqVExpbzdt?= =?utf-8?B?OS9UenYvQ0t5NTB3MWpYREFITmVhVURQT0hqTmhqeWhmR3lNWXUwYlJQbnpz?= =?utf-8?B?Yk05Y3dCWlVoVEtUS0xyTjhTWUFXMTVhQWRwMGlWdlJuUldSNVdBaDRCRytN?= =?utf-8?B?SEJWbi9ockdVcWlLNlBZL1Q4eXg0UUJ1RmNvM0hZRUcvc1oxejQ2MzhjVjZ2?= =?utf-8?B?Um5pZ3IwaUx1bENEVE5EQUpMaDlCRmcrYVVJakJWS216NFlxdWhiMU91Vlh6?= =?utf-8?B?aFhtZXkzVmR2TUVPYm9yNFV6Z0pvd2s0NW1YdnlIMC9CSVFtNU44M0dtTDV0?= =?utf-8?B?UXMvd3FWcDRUNUdYYkxuL2x0L1hUNkhpb2RzV1J5Vk1uZ0x0VzBxMjdQTzl0?= =?utf-8?B?czhtdTViVG14N2ovV0xxT1NyQi9RWjZJY0xEY3B4djlJNldDbExSK2FMVzJD?= =?utf-8?B?YVkrcmFScVJzNHNIcHhWNm1XVlBoUFpDZ205R2w0RUtpbHVScGRhellsUVBr?= =?utf-8?B?MGhtNHlsdy9GMlZiOGd6L1JsSnhyZjN4RlRFc2dFMDhza0FOcTdQdEdVTEtH?= =?utf-8?B?S1R0cjBlcG1YRkpVSWI4bDg5VUZKUSthRGRtU2ZFR1lPeXFVclYyLy9RT1Rz?= =?utf-8?B?UXhtS2NOaWVvRExtL1cyRzc4SEhMcFFzeTVIdGdyNGEzZ3VyZVZQKzN3c3d1?= =?utf-8?Q?fnSTHhiQ465iltVMWJ?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7fbf4589-15c7-4e14-7099-08de69b09890 X-MS-Exchange-CrossTenant-AuthSource: PA4PR04MB9366.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Feb 2026 21:00:33.1153 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 1NX5x8eUa9OFMjwFQD0R9j6Dp0CLLgyw0cu5Xoha/wyyUgp6a0M1MlcokB6eP7QbrqJiHg3syB5gCLT3yKKVjQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8954 Remove the redundant intermediate node between the pinmux and group nodes, and add the missing "grp" suffix to the group node names. Fix below CHECK_DTBS warnings: arm/boot/dts/nxp/imx/imx27-apf27dev.dtb: iomuxc@10015000 (fsl,imx27-iomuxc)= : Unevaluated properties are not allowed ('imx27-apf27', 'imx27-apf27dev' w= ere unexpected) from schema $id: http://devicetree.org/schemas/pinctrl/fsl,imx27-io= muxc.yaml Signed-off-by: Frank Li --- arch/arm/boot/dts/nxp/imx/imx1-ads.dts | 108 +++++----- arch/arm/boot/dts/nxp/imx/imx1-apf9328.dts | 92 ++++----- .../boot/dts/nxp/imx/imx25-eukrea-cpuimx25.dtsi | 38 ++-- .../imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts | 6 +- .../nxp/imx/imx25-eukrea-mbimxsd25-baseboard.dts | 134 ++++++------ arch/arm/boot/dts/nxp/imx/imx25-pdk.dts | 190 +++++++++-------- arch/arm/boot/dts/nxp/imx/imx27-apf27.dts | 58 +++--- arch/arm/boot/dts/nxp/imx/imx27-apf27dev.dts | 194 +++++++++--------- .../boot/dts/nxp/imx/imx27-eukrea-cpuimx27.dtsi | 228 ++++++++++-------= ---- .../nxp/imx/imx27-eukrea-mbimxsd27-baseboard.dts | 194 +++++++++--------- arch/arm/boot/dts/nxp/imx/imx27-pdk.dts | 132 ++++++------ .../dts/nxp/imx/imx27-phytec-phycard-s-rdk.dts | 92 ++++----- .../dts/nxp/imx/imx27-phytec-phycard-s-som.dtsi | 174 ++++++++-------- .../boot/dts/nxp/imx/imx27-phytec-phycore-rdk.dts | 206 +++++++++--------= -- .../boot/dts/nxp/imx/imx27-phytec-phycore-som.dtsi | 154 +++++++------- 15 files changed, 985 insertions(+), 1015 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx1-ads.dts b/arch/arm/boot/dts/nxp= /imx/imx1-ads.dts index 2c817c4a4c68f8ec9e100db747762067c7a4b483..823e7c42910b8c21c12159ca12f= 9c1e7f5e4c770 100644 --- a/arch/arm/boot/dts/nxp/imx/imx1-ads.dts +++ b/arch/arm/boot/dts/nxp/imx/imx1-ads.dts @@ -76,60 +76,58 @@ nor: flash@0,0 { }; =20 &iomuxc { - imx1-ads { - pinctrl_cspi1: cspi1grp { - fsl,pins =3D < - MX1_PAD_SPI1_MISO__SPI1_MISO 0x0 - MX1_PAD_SPI1_MOSI__SPI1_MOSI 0x0 - MX1_PAD_SPI1_RDY__SPI1_RDY 0x0 - MX1_PAD_SPI1_SCLK__SPI1_SCLK 0x0 - MX1_PAD_SPI1_SS__GPIO3_15 0x0 - >; - }; - - pinctrl_i2c: i2cgrp { - fsl,pins =3D < - MX1_PAD_I2C_SCL__I2C_SCL 0x0 - MX1_PAD_I2C_SDA__I2C_SDA 0x0 - >; - }; - - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX1_PAD_UART1_TXD__UART1_TXD 0x0 - MX1_PAD_UART1_RXD__UART1_RXD 0x0 - MX1_PAD_UART1_CTS__UART1_CTS 0x0 - MX1_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; - - pinctrl_uart2: uart2grp { - fsl,pins =3D < - MX1_PAD_UART2_TXD__UART2_TXD 0x0 - MX1_PAD_UART2_RXD__UART2_RXD 0x0 - MX1_PAD_UART2_CTS__UART2_CTS 0x0 - MX1_PAD_UART2_RTS__UART2_RTS 0x0 - >; - }; - - pinctrl_weim: weimgrp { - fsl,pins =3D < - MX1_PAD_A0__A0 0x0 - MX1_PAD_A16__A16 0x0 - MX1_PAD_A17__A17 0x0 - MX1_PAD_A18__A18 0x0 - MX1_PAD_A19__A19 0x0 - MX1_PAD_A20__A20 0x0 - MX1_PAD_A21__A21 0x0 - MX1_PAD_A22__A22 0x0 - MX1_PAD_A23__A23 0x0 - MX1_PAD_A24__A24 0x0 - MX1_PAD_BCLK__BCLK 0x0 - MX1_PAD_CS4__CS4 0x0 - MX1_PAD_DTACK__DTACK 0x0 - MX1_PAD_ECB__ECB 0x0 - MX1_PAD_LBA__LBA 0x0 - >; - }; + pinctrl_cspi1: cspi1grp { + fsl,pins =3D < + MX1_PAD_SPI1_MISO__SPI1_MISO 0x0 + MX1_PAD_SPI1_MOSI__SPI1_MOSI 0x0 + MX1_PAD_SPI1_RDY__SPI1_RDY 0x0 + MX1_PAD_SPI1_SCLK__SPI1_SCLK 0x0 + MX1_PAD_SPI1_SS__GPIO3_15 0x0 + >; + }; + + pinctrl_i2c: i2cgrp { + fsl,pins =3D < + MX1_PAD_I2C_SCL__I2C_SCL 0x0 + MX1_PAD_I2C_SDA__I2C_SDA 0x0 + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX1_PAD_UART1_TXD__UART1_TXD 0x0 + MX1_PAD_UART1_RXD__UART1_RXD 0x0 + MX1_PAD_UART1_CTS__UART1_CTS 0x0 + MX1_PAD_UART1_RTS__UART1_RTS 0x0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX1_PAD_UART2_TXD__UART2_TXD 0x0 + MX1_PAD_UART2_RXD__UART2_RXD 0x0 + MX1_PAD_UART2_CTS__UART2_CTS 0x0 + MX1_PAD_UART2_RTS__UART2_RTS 0x0 + >; + }; + + pinctrl_weim: weimgrp { + fsl,pins =3D < + MX1_PAD_A0__A0 0x0 + MX1_PAD_A16__A16 0x0 + MX1_PAD_A17__A17 0x0 + MX1_PAD_A18__A18 0x0 + MX1_PAD_A19__A19 0x0 + MX1_PAD_A20__A20 0x0 + MX1_PAD_A21__A21 0x0 + MX1_PAD_A22__A22 0x0 + MX1_PAD_A23__A23 0x0 + MX1_PAD_A24__A24 0x0 + MX1_PAD_BCLK__BCLK 0x0 + MX1_PAD_CS4__CS4 0x0 + MX1_PAD_DTACK__DTACK 0x0 + MX1_PAD_ECB__ECB 0x0 + MX1_PAD_LBA__LBA 0x0 + >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx1-apf9328.dts b/arch/arm/boot/dts= /nxp/imx/imx1-apf9328.dts index 058e9435524fe1d12a95e7dba36ec92a073403b3..794e5bfee36706e64f0f23850a9= 307d04f4747f3 100644 --- a/arch/arm/boot/dts/nxp/imx/imx1-apf9328.dts +++ b/arch/arm/boot/dts/nxp/imx/imx1-apf9328.dts @@ -67,56 +67,54 @@ eth: ethernet@4,c00000 { }; =20 &iomuxc { - imx1-apf9328 { - pinctrl_eth: ethgrp { - fsl,pins =3D < - MX1_PAD_SIM_SVEN__GPIO2_14 0x0 - >; - }; + pinctrl_eth: ethgrp { + fsl,pins =3D < + MX1_PAD_SIM_SVEN__GPIO2_14 0x0 + >; + }; =20 - pinctrl_i2c: i2cgrp { - fsl,pins =3D < - MX1_PAD_I2C_SCL__I2C_SCL 0x0 - MX1_PAD_I2C_SDA__I2C_SDA 0x0 - >; - }; + pinctrl_i2c: i2cgrp { + fsl,pins =3D < + MX1_PAD_I2C_SCL__I2C_SCL 0x0 + MX1_PAD_I2C_SDA__I2C_SDA 0x0 + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX1_PAD_UART1_TXD__UART1_TXD 0x0 - MX1_PAD_UART1_RXD__UART1_RXD 0x0 - MX1_PAD_UART1_CTS__UART1_CTS 0x0 - MX1_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX1_PAD_UART1_TXD__UART1_TXD 0x0 + MX1_PAD_UART1_RXD__UART1_RXD 0x0 + MX1_PAD_UART1_CTS__UART1_CTS 0x0 + MX1_PAD_UART1_RTS__UART1_RTS 0x0 + >; + }; =20 - pinctrl_uart2: uart2grp { - fsl,pins =3D < - MX1_PAD_UART2_TXD__UART2_TXD 0x0 - MX1_PAD_UART2_RXD__UART2_RXD 0x0 - MX1_PAD_UART2_CTS__UART2_CTS 0x0 - MX1_PAD_UART2_RTS__UART2_RTS 0x0 - >; - }; + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX1_PAD_UART2_TXD__UART2_TXD 0x0 + MX1_PAD_UART2_RXD__UART2_RXD 0x0 + MX1_PAD_UART2_CTS__UART2_CTS 0x0 + MX1_PAD_UART2_RTS__UART2_RTS 0x0 + >; + }; =20 - pinctrl_weim: weimgrp { - fsl,pins =3D < - MX1_PAD_A0__A0 0x0 - MX1_PAD_A16__A16 0x0 - MX1_PAD_A17__A17 0x0 - MX1_PAD_A18__A18 0x0 - MX1_PAD_A19__A19 0x0 - MX1_PAD_A20__A20 0x0 - MX1_PAD_A21__A21 0x0 - MX1_PAD_A22__A22 0x0 - MX1_PAD_A23__A23 0x0 - MX1_PAD_A24__A24 0x0 - MX1_PAD_BCLK__BCLK 0x0 - MX1_PAD_CS4__CS4 0x0 - MX1_PAD_DTACK__DTACK 0x0 - MX1_PAD_ECB__ECB 0x0 - MX1_PAD_LBA__LBA 0x0 - >; - }; + pinctrl_weim: weimgrp { + fsl,pins =3D < + MX1_PAD_A0__A0 0x0 + MX1_PAD_A16__A16 0x0 + MX1_PAD_A17__A17 0x0 + MX1_PAD_A18__A18 0x0 + MX1_PAD_A19__A19 0x0 + MX1_PAD_A20__A20 0x0 + MX1_PAD_A21__A21 0x0 + MX1_PAD_A22__A22 0x0 + MX1_PAD_A23__A23 0x0 + MX1_PAD_A24__A24 0x0 + MX1_PAD_BCLK__BCLK 0x0 + MX1_PAD_CS4__CS4 0x0 + MX1_PAD_DTACK__DTACK 0x0 + MX1_PAD_ECB__ECB 0x0 + MX1_PAD_LBA__LBA 0x0 + >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx25-eukrea-cpuimx25.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx25-eukrea-cpuimx25.dtsi index 93a6e4e680b45133885a7c04693ae2e49dd1db85..31dc2a6403628db1527a1707460= afbf9de893abd 100644 --- a/arch/arm/boot/dts/nxp/imx/imx25-eukrea-cpuimx25.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx25-eukrea-cpuimx25.dtsi @@ -34,27 +34,25 @@ rtc@51 { }; =20 &iomuxc { - imx25-eukrea-cpuimx25 { - pinctrl_fec: fecgrp { - fsl,pins =3D < - MX25_PAD_FEC_MDC__FEC_MDC 0x80000000 - MX25_PAD_FEC_MDIO__FEC_MDIO 0x400001e0 - MX25_PAD_FEC_TDATA0__FEC_TDATA0 0x80000000 - MX25_PAD_FEC_TDATA1__FEC_TDATA1 0x80000000 - MX25_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 - MX25_PAD_FEC_RDATA0__FEC_RDATA0 0x80000000 - MX25_PAD_FEC_RDATA1__FEC_RDATA1 0x80000000 - MX25_PAD_FEC_RX_DV__FEC_RX_DV 0x80000000 - MX25_PAD_FEC_TX_CLK__FEC_TX_CLK 0x1c0 - >; - }; + pinctrl_fec: fecgrp { + fsl,pins =3D < + MX25_PAD_FEC_MDC__FEC_MDC 0x80000000 + MX25_PAD_FEC_MDIO__FEC_MDIO 0x400001e0 + MX25_PAD_FEC_TDATA0__FEC_TDATA0 0x80000000 + MX25_PAD_FEC_TDATA1__FEC_TDATA1 0x80000000 + MX25_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 + MX25_PAD_FEC_RDATA0__FEC_RDATA0 0x80000000 + MX25_PAD_FEC_RDATA1__FEC_RDATA1 0x80000000 + MX25_PAD_FEC_RX_DV__FEC_RX_DV 0x80000000 + MX25_PAD_FEC_TX_CLK__FEC_TX_CLK 0x1c0 + >; + }; =20 - pinctrl_i2c1: i2c1grp { - fsl,pins =3D < - MX25_PAD_I2C1_CLK__I2C1_CLK 0x80000000 - MX25_PAD_I2C1_DAT__I2C1_DAT 0x80000000 - >; - }; + pinctrl_i2c1: i2c1grp { + fsl,pins =3D < + MX25_PAD_I2C1_CLK__I2C1_CLK 0x80000000 + MX25_PAD_I2C1_DAT__I2C1_DAT 0x80000000 + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard-cmo= -qvga.dts b/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard-cmo-= qvga.dts index 6cddb2cc36fe2aa4a07cad18c0fc9f2014314c1f..e08fcbfef4d5d97897943f64b9c= e9c8d91104d05 100644 --- a/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.d= ts +++ b/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.d= ts @@ -43,10 +43,8 @@ reg_lcd_3v3: regulator-0 { }; =20 &iomuxc { - imx25-eukrea-mbimxsd25-baseboard-cmo-qvga { - pinctrl_reg_lcd_3v3: reg_lcd_3v3 { - fsl,pins =3D ; - }; + pinctrl_reg_lcd_3v3: reg_lcd_3v3grp { + fsl,pins =3D ; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard.dts= b/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard.dts index c7207ea437c404399213b2f4939af22159e1ea68..cf127e00793effbd7231972f464= b0dc03dfa6bfe 100644 --- a/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard.dts +++ b/arch/arm/boot/dts/nxp/imx/imx25-eukrea-mbimxsd25-baseboard.dts @@ -68,80 +68,78 @@ tlv320aic23: codec@1a { }; =20 &iomuxc { - imx25-eukrea-mbimxsd25-baseboard { - pinctrl_audmux: audmuxgrp { - fsl,pins =3D < - MX25_PAD_KPP_COL3__AUD5_TXFS 0xe0 - MX25_PAD_KPP_COL2__AUD5_TXC 0xe0 - MX25_PAD_KPP_COL1__AUD5_RXD 0xe0 - MX25_PAD_KPP_COL0__AUD5_TXD 0xe0 - >; - }; + pinctrl_audmux: audmuxgrp { + fsl,pins =3D < + MX25_PAD_KPP_COL3__AUD5_TXFS 0xe0 + MX25_PAD_KPP_COL2__AUD5_TXC 0xe0 + MX25_PAD_KPP_COL1__AUD5_RXD 0xe0 + MX25_PAD_KPP_COL0__AUD5_TXD 0xe0 + >; + }; =20 - pinctrl_esdhc1: esdhc1grp { - fsl,pins =3D < - MX25_PAD_SD1_CMD__ESDHC1_CMD 0x400000c0 - MX25_PAD_SD1_CLK__ESDHC1_CLK 0x400000c0 - MX25_PAD_SD1_DATA0__ESDHC1_DAT0 0x400000c0 - MX25_PAD_SD1_DATA1__ESDHC1_DAT1 0x400000c0 - MX25_PAD_SD1_DATA2__ESDHC1_DAT2 0x400000c0 - MX25_PAD_SD1_DATA3__ESDHC1_DAT3 0x400000c0 - >; - }; + pinctrl_esdhc1: esdhc1grp { + fsl,pins =3D < + MX25_PAD_SD1_CMD__ESDHC1_CMD 0x400000c0 + MX25_PAD_SD1_CLK__ESDHC1_CLK 0x400000c0 + MX25_PAD_SD1_DATA0__ESDHC1_DAT0 0x400000c0 + MX25_PAD_SD1_DATA1__ESDHC1_DAT1 0x400000c0 + MX25_PAD_SD1_DATA2__ESDHC1_DAT2 0x400000c0 + MX25_PAD_SD1_DATA3__ESDHC1_DAT3 0x400000c0 + >; + }; =20 - pinctrl_gpiokeys: gpiokeysgrp { - fsl,pins =3D ; - }; + pinctrl_gpiokeys: gpiokeysgrp { + fsl,pins =3D ; + }; =20 - pinctrl_gpioled: gpioledgrp { - fsl,pins =3D ; - }; + pinctrl_gpioled: gpioledgrp { + fsl,pins =3D ; + }; =20 - pinctrl_lcdc: lcdcgrp { - fsl,pins =3D < - MX25_PAD_LD0__LD0 0x1 - MX25_PAD_LD1__LD1 0x1 - MX25_PAD_LD2__LD2 0x1 - MX25_PAD_LD3__LD3 0x1 - MX25_PAD_LD4__LD4 0x1 - MX25_PAD_LD5__LD5 0x1 - MX25_PAD_LD6__LD6 0x1 - MX25_PAD_LD7__LD7 0x1 - MX25_PAD_LD8__LD8 0x1 - MX25_PAD_LD9__LD9 0x1 - MX25_PAD_LD10__LD10 0x1 - MX25_PAD_LD11__LD11 0x1 - MX25_PAD_LD12__LD12 0x1 - MX25_PAD_LD13__LD13 0x1 - MX25_PAD_LD14__LD14 0x1 - MX25_PAD_LD15__LD15 0x1 - MX25_PAD_GPIO_E__LD16 0x1 - MX25_PAD_GPIO_F__LD17 0x1 - MX25_PAD_HSYNC__HSYNC 0x80000000 - MX25_PAD_VSYNC__VSYNC 0x80000000 - MX25_PAD_LSCLK__LSCLK 0x80000000 - MX25_PAD_OE_ACD__OE_ACD 0x80000000 - MX25_PAD_CONTRAST__CONTRAST 0x80000000 - >; - }; + pinctrl_lcdc: lcdcgrp { + fsl,pins =3D < + MX25_PAD_LD0__LD0 0x1 + MX25_PAD_LD1__LD1 0x1 + MX25_PAD_LD2__LD2 0x1 + MX25_PAD_LD3__LD3 0x1 + MX25_PAD_LD4__LD4 0x1 + MX25_PAD_LD5__LD5 0x1 + MX25_PAD_LD6__LD6 0x1 + MX25_PAD_LD7__LD7 0x1 + MX25_PAD_LD8__LD8 0x1 + MX25_PAD_LD9__LD9 0x1 + MX25_PAD_LD10__LD10 0x1 + MX25_PAD_LD11__LD11 0x1 + MX25_PAD_LD12__LD12 0x1 + MX25_PAD_LD13__LD13 0x1 + MX25_PAD_LD14__LD14 0x1 + MX25_PAD_LD15__LD15 0x1 + MX25_PAD_GPIO_E__LD16 0x1 + MX25_PAD_GPIO_F__LD17 0x1 + MX25_PAD_HSYNC__HSYNC 0x80000000 + MX25_PAD_VSYNC__VSYNC 0x80000000 + MX25_PAD_LSCLK__LSCLK 0x80000000 + MX25_PAD_OE_ACD__OE_ACD 0x80000000 + MX25_PAD_CONTRAST__CONTRAST 0x80000000 + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX25_PAD_UART1_RTS__UART1_RTS 0xe0 - MX25_PAD_UART1_CTS__UART1_CTS 0xe0 - MX25_PAD_UART1_TXD__UART1_TXD 0x80000000 - MX25_PAD_UART1_RXD__UART1_RXD 0xc0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX25_PAD_UART1_RTS__UART1_RTS 0xe0 + MX25_PAD_UART1_CTS__UART1_CTS 0xe0 + MX25_PAD_UART1_TXD__UART1_TXD 0x80000000 + MX25_PAD_UART1_RXD__UART1_RXD 0xc0 + >; + }; =20 - pinctrl_uart2: uart2grp { - fsl,pins =3D < - MX25_PAD_UART2_RXD__UART2_RXD 0x80000000 - MX25_PAD_UART2_TXD__UART2_TXD 0x80000000 - MX25_PAD_UART2_RTS__UART2_RTS 0x80000000 - MX25_PAD_UART2_CTS__UART2_CTS 0x80000000 - >; - }; + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX25_PAD_UART2_RXD__UART2_RXD 0x80000000 + MX25_PAD_UART2_TXD__UART2_TXD 0x80000000 + MX25_PAD_UART2_RTS__UART2_RTS 0x80000000 + MX25_PAD_UART2_CTS__UART2_CTS 0x80000000 + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx25-pdk.dts b/arch/arm/boot/dts/nx= p/imx/imx25-pdk.dts index dd176fb54e58595b34a8cd2c35769f341729895a..a35778ba6ffa0474d67f77005df= a4299b27d947c 100644 --- a/arch/arm/boot/dts/nxp/imx/imx25-pdk.dts +++ b/arch/arm/boot/dts/nxp/imx/imx25-pdk.dts @@ -130,109 +130,107 @@ codec: sgtl5000@a { }; =20 &iomuxc { - imx25-pdk { - pinctrl_audmux: audmuxgrp { - fsl,pins =3D < - MX25_PAD_RW__AUD4_TXFS 0xe0 - MX25_PAD_OE__AUD4_TXC 0xe0 - MX25_PAD_EB0__AUD4_TXD 0xe0 - MX25_PAD_EB1__AUD4_RXD 0xe0 - >; - }; + pinctrl_audmux: audmuxgrp { + fsl,pins =3D < + MX25_PAD_RW__AUD4_TXFS 0xe0 + MX25_PAD_OE__AUD4_TXC 0xe0 + MX25_PAD_EB0__AUD4_TXD 0xe0 + MX25_PAD_EB1__AUD4_RXD 0xe0 + >; + }; =20 - pinctrl_can1: can1grp { - fsl,pins =3D < - MX25_PAD_GPIO_A__CAN1_TX 0x0 - MX25_PAD_GPIO_B__CAN1_RX 0x0 - MX25_PAD_D14__GPIO_4_6 0x80000000 - >; - }; + pinctrl_can1: can1grp { + fsl,pins =3D < + MX25_PAD_GPIO_A__CAN1_TX 0x0 + MX25_PAD_GPIO_B__CAN1_RX 0x0 + MX25_PAD_D14__GPIO_4_6 0x80000000 + >; + }; =20 - pinctrl_esdhc1: esdhc1grp { - fsl,pins =3D < - MX25_PAD_SD1_CMD__ESDHC1_CMD 0x80000000 - MX25_PAD_SD1_CLK__ESDHC1_CLK 0x80000000 - MX25_PAD_SD1_DATA0__ESDHC1_DAT0 0x80000000 - MX25_PAD_SD1_DATA1__ESDHC1_DAT1 0x80000000 - MX25_PAD_SD1_DATA2__ESDHC1_DAT2 0x80000000 - MX25_PAD_SD1_DATA3__ESDHC1_DAT3 0x80000000 - MX25_PAD_A14__GPIO_2_0 0x80000000 - MX25_PAD_A15__GPIO_2_1 0x80000000 - >; - }; + pinctrl_esdhc1: esdhc1grp { + fsl,pins =3D < + MX25_PAD_SD1_CMD__ESDHC1_CMD 0x80000000 + MX25_PAD_SD1_CLK__ESDHC1_CLK 0x80000000 + MX25_PAD_SD1_DATA0__ESDHC1_DAT0 0x80000000 + MX25_PAD_SD1_DATA1__ESDHC1_DAT1 0x80000000 + MX25_PAD_SD1_DATA2__ESDHC1_DAT2 0x80000000 + MX25_PAD_SD1_DATA3__ESDHC1_DAT3 0x80000000 + MX25_PAD_A14__GPIO_2_0 0x80000000 + MX25_PAD_A15__GPIO_2_1 0x80000000 + >; + }; =20 - pinctrl_fec: fecgrp { - fsl,pins =3D < - MX25_PAD_FEC_MDC__FEC_MDC 0x80000000 - MX25_PAD_FEC_MDIO__FEC_MDIO 0x400001e0 - MX25_PAD_FEC_TDATA0__FEC_TDATA0 0x80000000 - MX25_PAD_FEC_TDATA1__FEC_TDATA1 0x80000000 - MX25_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 - MX25_PAD_FEC_RDATA0__FEC_RDATA0 0x80000000 - MX25_PAD_FEC_RDATA1__FEC_RDATA1 0x80000000 - MX25_PAD_FEC_RX_DV__FEC_RX_DV 0x80000000 - MX25_PAD_FEC_TX_CLK__FEC_TX_CLK 0x1c0 - MX25_PAD_A17__GPIO_2_3 0x80000000 - MX25_PAD_D12__GPIO_4_8 0x80000000 - >; - }; + pinctrl_fec: fecgrp { + fsl,pins =3D < + MX25_PAD_FEC_MDC__FEC_MDC 0x80000000 + MX25_PAD_FEC_MDIO__FEC_MDIO 0x400001e0 + MX25_PAD_FEC_TDATA0__FEC_TDATA0 0x80000000 + MX25_PAD_FEC_TDATA1__FEC_TDATA1 0x80000000 + MX25_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 + MX25_PAD_FEC_RDATA0__FEC_RDATA0 0x80000000 + MX25_PAD_FEC_RDATA1__FEC_RDATA1 0x80000000 + MX25_PAD_FEC_RX_DV__FEC_RX_DV 0x80000000 + MX25_PAD_FEC_TX_CLK__FEC_TX_CLK 0x1c0 + MX25_PAD_A17__GPIO_2_3 0x80000000 + MX25_PAD_D12__GPIO_4_8 0x80000000 + >; + }; =20 - pinctrl_i2c1: i2c1grp { - fsl,pins =3D < - MX25_PAD_I2C1_CLK__I2C1_CLK 0x80000000 - MX25_PAD_I2C1_DAT__I2C1_DAT 0x80000000 - >; - }; + pinctrl_i2c1: i2c1grp { + fsl,pins =3D < + MX25_PAD_I2C1_CLK__I2C1_CLK 0x80000000 + MX25_PAD_I2C1_DAT__I2C1_DAT 0x80000000 + >; + }; =20 - pinctrl_kpp: kppgrp { - fsl,pins =3D < - MX25_PAD_KPP_ROW0__KPP_ROW0 0x80000000 - MX25_PAD_KPP_ROW1__KPP_ROW1 0x80000000 - MX25_PAD_KPP_ROW2__KPP_ROW2 0x80000000 - MX25_PAD_KPP_ROW3__KPP_ROW3 0x80000000 - MX25_PAD_KPP_COL0__KPP_COL0 0x80000000 - MX25_PAD_KPP_COL1__KPP_COL1 0x80000000 - MX25_PAD_KPP_COL2__KPP_COL2 0x80000000 - MX25_PAD_KPP_COL3__KPP_COL3 0x80000000 - >; - }; + pinctrl_kpp: kppgrp { + fsl,pins =3D < + MX25_PAD_KPP_ROW0__KPP_ROW0 0x80000000 + MX25_PAD_KPP_ROW1__KPP_ROW1 0x80000000 + MX25_PAD_KPP_ROW2__KPP_ROW2 0x80000000 + MX25_PAD_KPP_ROW3__KPP_ROW3 0x80000000 + MX25_PAD_KPP_COL0__KPP_COL0 0x80000000 + MX25_PAD_KPP_COL1__KPP_COL1 0x80000000 + MX25_PAD_KPP_COL2__KPP_COL2 0x80000000 + MX25_PAD_KPP_COL3__KPP_COL3 0x80000000 + >; + }; =20 - pinctrl_lcd: lcdgrp { - fsl,pins =3D < - MX25_PAD_LD0__LD0 0xe0 - MX25_PAD_LD1__LD1 0xe0 - MX25_PAD_LD2__LD2 0xe0 - MX25_PAD_LD3__LD3 0xe0 - MX25_PAD_LD4__LD4 0xe0 - MX25_PAD_LD5__LD5 0xe0 - MX25_PAD_LD6__LD6 0xe0 - MX25_PAD_LD7__LD7 0xe0 - MX25_PAD_LD8__LD8 0xe0 - MX25_PAD_LD9__LD9 0xe0 - MX25_PAD_LD10__LD10 0xe0 - MX25_PAD_LD11__LD11 0xe0 - MX25_PAD_LD12__LD12 0xe0 - MX25_PAD_LD13__LD13 0xe0 - MX25_PAD_LD14__LD14 0xe0 - MX25_PAD_LD15__LD15 0xe0 - MX25_PAD_GPIO_E__LD16 0xe0 - MX25_PAD_GPIO_F__LD17 0xe0 - MX25_PAD_HSYNC__HSYNC 0xe0 - MX25_PAD_VSYNC__VSYNC 0xe0 - MX25_PAD_LSCLK__LSCLK 0xe0 - MX25_PAD_OE_ACD__OE_ACD 0xe0 - MX25_PAD_CONTRAST__CONTRAST 0xe0 - >; - }; + pinctrl_lcd: lcdgrp { + fsl,pins =3D < + MX25_PAD_LD0__LD0 0xe0 + MX25_PAD_LD1__LD1 0xe0 + MX25_PAD_LD2__LD2 0xe0 + MX25_PAD_LD3__LD3 0xe0 + MX25_PAD_LD4__LD4 0xe0 + MX25_PAD_LD5__LD5 0xe0 + MX25_PAD_LD6__LD6 0xe0 + MX25_PAD_LD7__LD7 0xe0 + MX25_PAD_LD8__LD8 0xe0 + MX25_PAD_LD9__LD9 0xe0 + MX25_PAD_LD10__LD10 0xe0 + MX25_PAD_LD11__LD11 0xe0 + MX25_PAD_LD12__LD12 0xe0 + MX25_PAD_LD13__LD13 0xe0 + MX25_PAD_LD14__LD14 0xe0 + MX25_PAD_LD15__LD15 0xe0 + MX25_PAD_GPIO_E__LD16 0xe0 + MX25_PAD_GPIO_F__LD17 0xe0 + MX25_PAD_HSYNC__HSYNC 0xe0 + MX25_PAD_VSYNC__VSYNC 0xe0 + MX25_PAD_LSCLK__LSCLK 0xe0 + MX25_PAD_OE_ACD__OE_ACD 0xe0 + MX25_PAD_CONTRAST__CONTRAST 0xe0 + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX25_PAD_UART1_RTS__UART1_RTS 0xe0 - MX25_PAD_UART1_CTS__UART1_CTS 0xe0 - MX25_PAD_UART1_TXD__UART1_TXD 0x80000000 - MX25_PAD_UART1_RXD__UART1_RXD 0xc0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX25_PAD_UART1_RTS__UART1_RTS 0xe0 + MX25_PAD_UART1_CTS__UART1_CTS 0xe0 + MX25_PAD_UART1_TXD__UART1_TXD 0x80000000 + MX25_PAD_UART1_RXD__UART1_RXD 0xc0 + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx27-apf27.dts b/arch/arm/boot/dts/= nxp/imx/imx27-apf27.dts index 745d5d40995251ddb3ed33ddc41686ed27db00a8..b67bb21af3dedf1124ccdff6a1a= c3ef703a6e22d 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-apf27.dts +++ b/arch/arm/boot/dts/nxp/imx/imx27-apf27.dts @@ -24,36 +24,34 @@ &clk_osc26m { }; =20 &iomuxc { - imx27-apf27 { - pinctrl_fec1: fec1grp { - fsl,pins =3D < - MX27_PAD_SD3_CMD__FEC_TXD0 0x0 - MX27_PAD_SD3_CLK__FEC_TXD1 0x0 - MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 - MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 - MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 - MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 - MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 - MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 - MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 - MX27_PAD_ATA_DATA7__FEC_MDC 0x0 - MX27_PAD_ATA_DATA8__FEC_CRS 0x0 - MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 - MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 - MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 - MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 - MX27_PAD_ATA_DATA13__FEC_COL 0x0 - MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 - MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 - >; - }; - - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX27_PAD_UART1_TXD__UART1_TXD 0x0 - MX27_PAD_UART1_RXD__UART1_RXD 0x0 - >; - }; + pinctrl_fec1: fec1grp { + fsl,pins =3D < + MX27_PAD_SD3_CMD__FEC_TXD0 0x0 + MX27_PAD_SD3_CLK__FEC_TXD1 0x0 + MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 + MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 + MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 + MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 + MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 + MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 + MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 + MX27_PAD_ATA_DATA7__FEC_MDC 0x0 + MX27_PAD_ATA_DATA8__FEC_CRS 0x0 + MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 + MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 + MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 + MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 + MX27_PAD_ATA_DATA13__FEC_COL 0x0 + MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 + MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX27_PAD_UART1_TXD__UART1_TXD 0x0 + MX27_PAD_UART1_RXD__UART1_RXD 0x0 + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx27-apf27dev.dts b/arch/arm/boot/d= ts/nxp/imx/imx27-apf27dev.dts index 849306cb4532dbdeb5302ee1c66256247eda645f..dba97912cfd75964ee4a2966fae= 897e7f0b037e7 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-apf27dev.dts +++ b/arch/arm/boot/dts/nxp/imx/imx27-apf27dev.dts @@ -122,116 +122,114 @@ &i2c2 { }; =20 &iomuxc { - imx27-apf27dev { - pinctrl_cspi1: cspi1grp { - fsl,pins =3D < - MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0 - MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0 - MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0 - >; - }; + pinctrl_cspi1: cspi1grp { + fsl,pins =3D < + MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0 + MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0 + MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0 + >; + }; =20 - pinctrl_cspi1_cs: cspi1csgrp { - fsl,pins =3D ; - }; + pinctrl_cspi1_cs: cspi1csgrp { + fsl,pins =3D ; + }; =20 - pinctrl_cspi2: cspi2grp { - fsl,pins =3D < - MX27_PAD_CSPI2_MISO__CSPI2_MISO 0x0 - MX27_PAD_CSPI2_MOSI__CSPI2_MOSI 0x0 - MX27_PAD_CSPI2_SCLK__CSPI2_SCLK 0x0 - >; - }; + pinctrl_cspi2: cspi2grp { + fsl,pins =3D < + MX27_PAD_CSPI2_MISO__CSPI2_MISO 0x0 + MX27_PAD_CSPI2_MOSI__CSPI2_MOSI 0x0 + MX27_PAD_CSPI2_SCLK__CSPI2_SCLK 0x0 + >; + }; =20 - pinctrl_cspi2_cs: cspi2csgrp { - fsl,pins =3D < - MX27_PAD_CSI_D5__GPIO2_17 0x0 - MX27_PAD_CSPI2_SS0__GPIO4_21 0x0 - MX27_PAD_CSPI1_SS1__GPIO4_27 0x0 - >; - }; + pinctrl_cspi2_cs: cspi2csgrp { + fsl,pins =3D < + MX27_PAD_CSI_D5__GPIO2_17 0x0 + MX27_PAD_CSPI2_SS0__GPIO4_21 0x0 + MX27_PAD_CSPI1_SS1__GPIO4_27 0x0 + >; + }; =20 - pinctrl_gpio_leds: gpioledsgrp { - fsl,pins =3D ; - }; + pinctrl_gpio_leds: gpioledsgrp { + fsl,pins =3D ; + }; =20 - pinctrl_gpio_keys: gpiokeysgrp { - fsl,pins =3D ; - }; + pinctrl_gpio_keys: gpiokeysgrp { + fsl,pins =3D ; + }; =20 - pinctrl_imxfb1: imxfbgrp { - fsl,pins =3D < - MX27_PAD_CLS__CLS 0x0 - MX27_PAD_CONTRAST__CONTRAST 0x0 - MX27_PAD_LD0__LD0 0x0 - MX27_PAD_LD1__LD1 0x0 - MX27_PAD_LD2__LD2 0x0 - MX27_PAD_LD3__LD3 0x0 - MX27_PAD_LD4__LD4 0x0 - MX27_PAD_LD5__LD5 0x0 - MX27_PAD_LD6__LD6 0x0 - MX27_PAD_LD7__LD7 0x0 - MX27_PAD_LD8__LD8 0x0 - MX27_PAD_LD9__LD9 0x0 - MX27_PAD_LD10__LD10 0x0 - MX27_PAD_LD11__LD11 0x0 - MX27_PAD_LD12__LD12 0x0 - MX27_PAD_LD13__LD13 0x0 - MX27_PAD_LD14__LD14 0x0 - MX27_PAD_LD15__LD15 0x0 - MX27_PAD_LD16__LD16 0x0 - MX27_PAD_LD17__LD17 0x0 - MX27_PAD_LSCLK__LSCLK 0x0 - MX27_PAD_OE_ACD__OE_ACD 0x0 - MX27_PAD_PS__PS 0x0 - MX27_PAD_REV__REV 0x0 - MX27_PAD_SPL_SPR__SPL_SPR 0x0 - MX27_PAD_HSYNC__HSYNC 0x0 - MX27_PAD_VSYNC__VSYNC 0x0 - >; - }; + pinctrl_imxfb1: imxfbgrp { + fsl,pins =3D < + MX27_PAD_CLS__CLS 0x0 + MX27_PAD_CONTRAST__CONTRAST 0x0 + MX27_PAD_LD0__LD0 0x0 + MX27_PAD_LD1__LD1 0x0 + MX27_PAD_LD2__LD2 0x0 + MX27_PAD_LD3__LD3 0x0 + MX27_PAD_LD4__LD4 0x0 + MX27_PAD_LD5__LD5 0x0 + MX27_PAD_LD6__LD6 0x0 + MX27_PAD_LD7__LD7 0x0 + MX27_PAD_LD8__LD8 0x0 + MX27_PAD_LD9__LD9 0x0 + MX27_PAD_LD10__LD10 0x0 + MX27_PAD_LD11__LD11 0x0 + MX27_PAD_LD12__LD12 0x0 + MX27_PAD_LD13__LD13 0x0 + MX27_PAD_LD14__LD14 0x0 + MX27_PAD_LD15__LD15 0x0 + MX27_PAD_LD16__LD16 0x0 + MX27_PAD_LD17__LD17 0x0 + MX27_PAD_LSCLK__LSCLK 0x0 + MX27_PAD_OE_ACD__OE_ACD 0x0 + MX27_PAD_PS__PS 0x0 + MX27_PAD_REV__REV 0x0 + MX27_PAD_SPL_SPR__SPL_SPR 0x0 + MX27_PAD_HSYNC__HSYNC 0x0 + MX27_PAD_VSYNC__VSYNC 0x0 + >; + }; =20 - pinctrl_i2c1: i2c1grp { - fsl,pins =3D < - MX27_PAD_I2C_DATA__I2C_DATA 0x0 - MX27_PAD_I2C_CLK__I2C_CLK 0x0 - >; - }; + pinctrl_i2c1: i2c1grp { + fsl,pins =3D < + MX27_PAD_I2C_DATA__I2C_DATA 0x0 + MX27_PAD_I2C_CLK__I2C_CLK 0x0 + >; + }; =20 - pinctrl_i2c2: i2c2grp { - fsl,pins =3D < - MX27_PAD_I2C2_SDA__I2C2_SDA 0x0 - MX27_PAD_I2C2_SCL__I2C2_SCL 0x0 - >; - }; + pinctrl_i2c2: i2c2grp { + fsl,pins =3D < + MX27_PAD_I2C2_SDA__I2C2_SDA 0x0 + MX27_PAD_I2C2_SCL__I2C2_SCL 0x0 + >; + }; =20 - pinctrl_max1027: max1027 { - fsl,pins =3D < - MX27_PAD_UART1_CTS__GPIO5_14 0x0 /* CNVST */ - MX27_PAD_UART1_RTS__GPIO5_15 0x0 /* EOC */ - >; - }; + pinctrl_max1027: max1027grp { + fsl,pins =3D < + MX27_PAD_UART1_CTS__GPIO5_14 0x0 /* CNVST */ + MX27_PAD_UART1_RTS__GPIO5_15 0x0 /* EOC */ + >; + }; =20 - pinctrl_pwm: pwmgrp { - fsl,pins =3D < - MX27_PAD_PWMO__PWMO 0x0 - >; - }; + pinctrl_pwm: pwmgrp { + fsl,pins =3D < + MX27_PAD_PWMO__PWMO 0x0 + >; + }; =20 - pinctrl_sdhc2: sdhc2grp { - fsl,pins =3D < - MX27_PAD_SD2_CLK__SD2_CLK 0x0 - MX27_PAD_SD2_CMD__SD2_CMD 0x0 - MX27_PAD_SD2_D0__SD2_D0 0x0 - MX27_PAD_SD2_D1__SD2_D1 0x0 - MX27_PAD_SD2_D2__SD2_D2 0x0 - MX27_PAD_SD2_D3__SD2_D3 0x0 - >; - }; + pinctrl_sdhc2: sdhc2grp { + fsl,pins =3D < + MX27_PAD_SD2_CLK__SD2_CLK 0x0 + MX27_PAD_SD2_CMD__SD2_CMD 0x0 + MX27_PAD_SD2_D0__SD2_D0 0x0 + MX27_PAD_SD2_D1__SD2_D1 0x0 + MX27_PAD_SD2_D2__SD2_D2 0x0 + MX27_PAD_SD2_D3__SD2_D3 0x0 + >; + }; =20 - pinctrl_sdhc2_cd: sdhc2cdgrp { - fsl,pins =3D ; - }; + pinctrl_sdhc2_cd: sdhc2cdgrp { + fsl,pins =3D ; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx27-eukrea-cpuimx27.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx27-eukrea-cpuimx27.dtsi index c7e92358487826874e74d819af17764311016d4a..3df70ed6056c4d122c83f9d6dd1= ec1af3c64ff0b 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-eukrea-cpuimx27.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx27-eukrea-cpuimx27.dtsi @@ -154,131 +154,129 @@ uart8250@3,1000000 { }; =20 &iomuxc { - imx27-eukrea-cpuimx27 { - pinctrl_fec: fecgrp { - fsl,pins =3D < - MX27_PAD_SD3_CMD__FEC_TXD0 0x0 - MX27_PAD_SD3_CLK__FEC_TXD1 0x0 - MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 - MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 - MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 - MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 - MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 - MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 - MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 - MX27_PAD_ATA_DATA7__FEC_MDC 0x0 - MX27_PAD_ATA_DATA8__FEC_CRS 0x0 - MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 - MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 - MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 - MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 - MX27_PAD_ATA_DATA13__FEC_COL 0x0 - MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 - MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 - >; - }; + pinctrl_fec: fecgrp { + fsl,pins =3D < + MX27_PAD_SD3_CMD__FEC_TXD0 0x0 + MX27_PAD_SD3_CLK__FEC_TXD1 0x0 + MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 + MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 + MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 + MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 + MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 + MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 + MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 + MX27_PAD_ATA_DATA7__FEC_MDC 0x0 + MX27_PAD_ATA_DATA8__FEC_CRS 0x0 + MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 + MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 + MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 + MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 + MX27_PAD_ATA_DATA13__FEC_COL 0x0 + MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 + MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 + >; + }; =20 - pinctrl_i2c1: i2c1grp { - fsl,pins =3D < - MX27_PAD_I2C_DATA__I2C_DATA 0x0 - MX27_PAD_I2C_CLK__I2C_CLK 0x0 - >; - }; + pinctrl_i2c1: i2c1grp { + fsl,pins =3D < + MX27_PAD_I2C_DATA__I2C_DATA 0x0 + MX27_PAD_I2C_CLK__I2C_CLK 0x0 + >; + }; =20 - pinctrl_nfc: nfcgrp { - fsl,pins =3D < - MX27_PAD_NFRB__NFRB 0x0 - MX27_PAD_NFCLE__NFCLE 0x0 - MX27_PAD_NFWP_B__NFWP_B 0x0 - MX27_PAD_NFCE_B__NFCE_B 0x0 - MX27_PAD_NFALE__NFALE 0x0 - MX27_PAD_NFRE_B__NFRE_B 0x0 - MX27_PAD_NFWE_B__NFWE_B 0x0 - >; - }; + pinctrl_nfc: nfcgrp { + fsl,pins =3D < + MX27_PAD_NFRB__NFRB 0x0 + MX27_PAD_NFCLE__NFCLE 0x0 + MX27_PAD_NFWP_B__NFWP_B 0x0 + MX27_PAD_NFCE_B__NFCE_B 0x0 + MX27_PAD_NFALE__NFALE 0x0 + MX27_PAD_NFRE_B__NFRE_B 0x0 + MX27_PAD_NFWE_B__NFWE_B 0x0 + >; + }; =20 - pinctrl_owire: owiregrp { - fsl,pins =3D < - MX27_PAD_RTCK__OWIRE 0x0 - >; - }; + pinctrl_owire: owiregrp { + fsl,pins =3D < + MX27_PAD_RTCK__OWIRE 0x0 + >; + }; =20 - pinctrl_sdhc2: sdhc2grp { - fsl,pins =3D < - MX27_PAD_SD2_CLK__SD2_CLK 0x0 - MX27_PAD_SD2_CMD__SD2_CMD 0x0 - MX27_PAD_SD2_D0__SD2_D0 0x0 - MX27_PAD_SD2_D1__SD2_D1 0x0 - MX27_PAD_SD2_D2__SD2_D2 0x0 - MX27_PAD_SD2_D3__SD2_D3 0x0 - >; - }; + pinctrl_sdhc2: sdhc2grp { + fsl,pins =3D < + MX27_PAD_SD2_CLK__SD2_CLK 0x0 + MX27_PAD_SD2_CMD__SD2_CMD 0x0 + MX27_PAD_SD2_D0__SD2_D0 0x0 + MX27_PAD_SD2_D1__SD2_D1 0x0 + MX27_PAD_SD2_D2__SD2_D2 0x0 + MX27_PAD_SD2_D3__SD2_D3 0x0 + >; + }; =20 - pinctrl_uart4: uart4grp { - fsl,pins =3D < - MX27_PAD_USBH1_TXDM__UART4_TXD 0x0 - MX27_PAD_USBH1_RXDP__UART4_RXD 0x0 - MX27_PAD_USBH1_TXDP__UART4_CTS 0x0 - MX27_PAD_USBH1_FS__UART4_RTS 0x0 - >; - }; + pinctrl_uart4: uart4grp { + fsl,pins =3D < + MX27_PAD_USBH1_TXDM__UART4_TXD 0x0 + MX27_PAD_USBH1_RXDP__UART4_RXD 0x0 + MX27_PAD_USBH1_TXDP__UART4_CTS 0x0 + MX27_PAD_USBH1_FS__UART4_RTS 0x0 + >; + }; =20 - pinctrl_uart8250_1: uart82501grp { - fsl,pins =3D < - MX27_PAD_USB_PWR__GPIO2_23 0x0 - >; - }; + pinctrl_uart8250_1: uart82501grp { + fsl,pins =3D < + MX27_PAD_USB_PWR__GPIO2_23 0x0 + >; + }; =20 - pinctrl_uart8250_2: uart82502grp { - fsl,pins =3D < - MX27_PAD_USBH1_SUSP__GPIO2_22 0x0 - >; - }; + pinctrl_uart8250_2: uart82502grp { + fsl,pins =3D < + MX27_PAD_USBH1_SUSP__GPIO2_22 0x0 + >; + }; =20 - pinctrl_uart8250_3: uart82503grp { - fsl,pins =3D < - MX27_PAD_USBH1_OE_B__GPIO2_27 0x0 - >; - }; + pinctrl_uart8250_3: uart82503grp { + fsl,pins =3D < + MX27_PAD_USBH1_OE_B__GPIO2_27 0x0 + >; + }; =20 - pinctrl_uart8250_4: uart82504grp { - fsl,pins =3D < - MX27_PAD_USBH1_RXDM__GPIO2_30 0x0 - >; - }; + pinctrl_uart8250_4: uart82504grp { + fsl,pins =3D < + MX27_PAD_USBH1_RXDM__GPIO2_30 0x0 + >; + }; =20 - pinctrl_usbh2: usbh2grp { - fsl,pins =3D < - MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 - MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 - MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 - MX27_PAD_USBH2_STP__USBH2_STP 0x0 - MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 - MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 - MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 - MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 - MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 - MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 - MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 - MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 - >; - }; + pinctrl_usbh2: usbh2grp { + fsl,pins =3D < + MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 + MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 + MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 + MX27_PAD_USBH2_STP__USBH2_STP 0x0 + MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 + MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 + MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 + MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 + MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 + MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 + MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 + MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 + >; + }; =20 - pinctrl_usbotg: usbotggrp { - fsl,pins =3D < - MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 - MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 - MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 - MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 - MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 - MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 - MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 - MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 - MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 - MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 - MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 - MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 - >; - }; + pinctrl_usbotg: usbotggrp { + fsl,pins =3D < + MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 + MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 + MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 + MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 + MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 + MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 + MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 + MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 + MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 + MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 + MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 + MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 + >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx27-eukrea-mbimxsd27-baseboard.dts= b/arch/arm/boot/dts/nxp/imx/imx27-eukrea-mbimxsd27-baseboard.dts index d78793601306cff9f353fa8814a645e5305dd4c4..1c834f2f5068d16174c086c1fe5= 40ff371444675 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-eukrea-mbimxsd27-baseboard.dts +++ b/arch/arm/boot/dts/nxp/imx/imx27-eukrea-mbimxsd27-baseboard.dts @@ -147,113 +147,111 @@ &uart3 { }; =20 &iomuxc { - imx27-eukrea-cpuimx27-baseboard { - pinctrl_cspi1: cspi1grp { - fsl,pins =3D < - MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0 - MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0 - MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0 - MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* CS0 */ - >; - }; + pinctrl_cspi1: cspi1grp { + fsl,pins =3D < + MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0 + MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0 + MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0 + MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* CS0 */ + >; + }; =20 - pinctrl_backlight: backlightgrp { - fsl,pins =3D < - MX27_PAD_PWMO__GPIO5_5 0x0 - >; - }; + pinctrl_backlight: backlightgrp { + fsl,pins =3D < + MX27_PAD_PWMO__GPIO5_5 0x0 + >; + }; =20 - pinctrl_gpioleds: gpioledsgrp { - fsl,pins =3D < - MX27_PAD_PC_PWRON__GPIO6_16 0x0 - MX27_PAD_PC_CD2_B__GPIO6_19 0x0 - >; - }; + pinctrl_gpioleds: gpioledsgrp { + fsl,pins =3D < + MX27_PAD_PC_PWRON__GPIO6_16 0x0 + MX27_PAD_PC_CD2_B__GPIO6_19 0x0 + >; + }; =20 - pinctrl_imxfb: imxfbgrp { - fsl,pins =3D < - MX27_PAD_LD0__LD0 0x0 - MX27_PAD_LD1__LD1 0x0 - MX27_PAD_LD2__LD2 0x0 - MX27_PAD_LD3__LD3 0x0 - MX27_PAD_LD4__LD4 0x0 - MX27_PAD_LD5__LD5 0x0 - MX27_PAD_LD6__LD6 0x0 - MX27_PAD_LD7__LD7 0x0 - MX27_PAD_LD8__LD8 0x0 - MX27_PAD_LD9__LD9 0x0 - MX27_PAD_LD10__LD10 0x0 - MX27_PAD_LD11__LD11 0x0 - MX27_PAD_LD12__LD12 0x0 - MX27_PAD_LD13__LD13 0x0 - MX27_PAD_LD14__LD14 0x0 - MX27_PAD_LD15__LD15 0x0 - MX27_PAD_LD16__LD16 0x0 - MX27_PAD_LD17__LD17 0x0 - MX27_PAD_CONTRAST__CONTRAST 0x0 - MX27_PAD_OE_ACD__OE_ACD 0x0 - MX27_PAD_HSYNC__HSYNC 0x0 - MX27_PAD_VSYNC__VSYNC 0x0 - >; - }; + pinctrl_imxfb: imxfbgrp { + fsl,pins =3D < + MX27_PAD_LD0__LD0 0x0 + MX27_PAD_LD1__LD1 0x0 + MX27_PAD_LD2__LD2 0x0 + MX27_PAD_LD3__LD3 0x0 + MX27_PAD_LD4__LD4 0x0 + MX27_PAD_LD5__LD5 0x0 + MX27_PAD_LD6__LD6 0x0 + MX27_PAD_LD7__LD7 0x0 + MX27_PAD_LD8__LD8 0x0 + MX27_PAD_LD9__LD9 0x0 + MX27_PAD_LD10__LD10 0x0 + MX27_PAD_LD11__LD11 0x0 + MX27_PAD_LD12__LD12 0x0 + MX27_PAD_LD13__LD13 0x0 + MX27_PAD_LD14__LD14 0x0 + MX27_PAD_LD15__LD15 0x0 + MX27_PAD_LD16__LD16 0x0 + MX27_PAD_LD17__LD17 0x0 + MX27_PAD_CONTRAST__CONTRAST 0x0 + MX27_PAD_OE_ACD__OE_ACD 0x0 + MX27_PAD_HSYNC__HSYNC 0x0 + MX27_PAD_VSYNC__VSYNC 0x0 + >; + }; =20 - pinctrl_lcdreg: lcdreggrp { - fsl,pins =3D < - MX27_PAD_CLS__GPIO1_25 0x0 - >; - }; + pinctrl_lcdreg: lcdreggrp { + fsl,pins =3D < + MX27_PAD_CLS__GPIO1_25 0x0 + >; + }; =20 - pinctrl_sdhc1: sdhc1grp { - fsl,pins =3D < - MX27_PAD_SD1_CLK__SD1_CLK 0x0 - MX27_PAD_SD1_CMD__SD1_CMD 0x0 - MX27_PAD_SD1_D0__SD1_D0 0x0 - MX27_PAD_SD1_D1__SD1_D1 0x0 - MX27_PAD_SD1_D2__SD1_D2 0x0 - MX27_PAD_SD1_D3__SD1_D3 0x0 - >; - }; + pinctrl_sdhc1: sdhc1grp { + fsl,pins =3D < + MX27_PAD_SD1_CLK__SD1_CLK 0x0 + MX27_PAD_SD1_CMD__SD1_CMD 0x0 + MX27_PAD_SD1_D0__SD1_D0 0x0 + MX27_PAD_SD1_D1__SD1_D1 0x0 + MX27_PAD_SD1_D2__SD1_D2 0x0 + MX27_PAD_SD1_D3__SD1_D3 0x0 + >; + }; =20 - pinctrl_ssi1: ssi1grp { - fsl,pins =3D < - MX27_PAD_SSI4_CLK__SSI4_CLK 0x0 - MX27_PAD_SSI4_FS__SSI4_FS 0x0 - MX27_PAD_SSI4_RXDAT__SSI4_RXDAT 0x1 - MX27_PAD_SSI4_TXDAT__SSI4_TXDAT 0x1 - >; - }; + pinctrl_ssi1: ssi1grp { + fsl,pins =3D < + MX27_PAD_SSI4_CLK__SSI4_CLK 0x0 + MX27_PAD_SSI4_FS__SSI4_FS 0x0 + MX27_PAD_SSI4_RXDAT__SSI4_RXDAT 0x1 + MX27_PAD_SSI4_TXDAT__SSI4_TXDAT 0x1 + >; + }; =20 - pinctrl_touch: touchgrp { - fsl,pins =3D < - MX27_PAD_CSPI1_RDY__GPIO4_25 0x0 /* IRQ */ - >; - }; + pinctrl_touch: touchgrp { + fsl,pins =3D < + MX27_PAD_CSPI1_RDY__GPIO4_25 0x0 /* IRQ */ + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX27_PAD_UART1_TXD__UART1_TXD 0x0 - MX27_PAD_UART1_RXD__UART1_RXD 0x0 - MX27_PAD_UART1_CTS__UART1_CTS 0x0 - MX27_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX27_PAD_UART1_TXD__UART1_TXD 0x0 + MX27_PAD_UART1_RXD__UART1_RXD 0x0 + MX27_PAD_UART1_CTS__UART1_CTS 0x0 + MX27_PAD_UART1_RTS__UART1_RTS 0x0 + >; + }; =20 - pinctrl_uart2: uart2grp { - fsl,pins =3D < - MX27_PAD_UART2_TXD__UART2_TXD 0x0 - MX27_PAD_UART2_RXD__UART2_RXD 0x0 - MX27_PAD_UART2_CTS__UART2_CTS 0x0 - MX27_PAD_UART2_RTS__UART2_RTS 0x0 - >; - }; + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX27_PAD_UART2_TXD__UART2_TXD 0x0 + MX27_PAD_UART2_RXD__UART2_RXD 0x0 + MX27_PAD_UART2_CTS__UART2_CTS 0x0 + MX27_PAD_UART2_RTS__UART2_RTS 0x0 + >; + }; =20 - pinctrl_uart3: uart3grp { - fsl,pins =3D < - MX27_PAD_UART3_TXD__UART3_TXD 0x0 - MX27_PAD_UART3_RXD__UART3_RXD 0x0 - MX27_PAD_UART3_CTS__UART3_CTS 0x0 - MX27_PAD_UART3_RTS__UART3_RTS 0x0 - >; - }; + pinctrl_uart3: uart3grp { + fsl,pins =3D < + MX27_PAD_UART3_TXD__UART3_TXD 0x0 + MX27_PAD_UART3_RXD__UART3_RXD 0x0 + MX27_PAD_UART3_CTS__UART3_CTS 0x0 + MX27_PAD_UART3_RTS__UART3_RTS 0x0 + >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx27-pdk.dts b/arch/arm/boot/dts/nx= p/imx/imx27-pdk.dts index 21d436972aa47c57f50db2636b23b45b41c02f05..2fc4ea5b9501f4765624b42f8ba= df013fbcdad6f 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-pdk.dts +++ b/arch/arm/boot/dts/nxp/imx/imx27-pdk.dts @@ -110,76 +110,74 @@ &usbotg { }; =20 &iomuxc { - imx27-pdk { - pinctrl_cspi2: cspi2grp { - fsl,pins =3D < - MX27_PAD_CSPI2_MISO__CSPI2_MISO 0x0 - MX27_PAD_CSPI2_MOSI__CSPI2_MOSI 0x0 - MX27_PAD_CSPI2_SCLK__CSPI2_SCLK 0x0 - MX27_PAD_CSPI2_SS0__GPIO4_21 0x0 /* SPI2 CS0 */ - MX27_PAD_TOUT__GPIO3_14 0x0 /* PMIC IRQ */ - >; - }; + pinctrl_cspi2: cspi2grp { + fsl,pins =3D < + MX27_PAD_CSPI2_MISO__CSPI2_MISO 0x0 + MX27_PAD_CSPI2_MOSI__CSPI2_MOSI 0x0 + MX27_PAD_CSPI2_SCLK__CSPI2_SCLK 0x0 + MX27_PAD_CSPI2_SS0__GPIO4_21 0x0 /* SPI2 CS0 */ + MX27_PAD_TOUT__GPIO3_14 0x0 /* PMIC IRQ */ + >; + }; =20 - pinctrl_fec: fecgrp { - fsl,pins =3D < - MX27_PAD_SD3_CMD__FEC_TXD0 0x0 - MX27_PAD_SD3_CLK__FEC_TXD1 0x0 - MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 - MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 - MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 - MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 - MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 - MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 - MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 - MX27_PAD_ATA_DATA7__FEC_MDC 0x0 - MX27_PAD_ATA_DATA8__FEC_CRS 0x0 - MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 - MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 - MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 - MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 - MX27_PAD_ATA_DATA13__FEC_COL 0x0 - MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 - MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 - >; - }; + pinctrl_fec: fecgrp { + fsl,pins =3D < + MX27_PAD_SD3_CMD__FEC_TXD0 0x0 + MX27_PAD_SD3_CLK__FEC_TXD1 0x0 + MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 + MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 + MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 + MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 + MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 + MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 + MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 + MX27_PAD_ATA_DATA7__FEC_MDC 0x0 + MX27_PAD_ATA_DATA8__FEC_CRS 0x0 + MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 + MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 + MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 + MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 + MX27_PAD_ATA_DATA13__FEC_COL 0x0 + MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 + MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 + >; + }; =20 - pinctrl_nand: nandgrp { - fsl,pins =3D < - MX27_PAD_NFRB__NFRB 0x0 - MX27_PAD_NFCLE__NFCLE 0x0 - MX27_PAD_NFWP_B__NFWP_B 0x0 - MX27_PAD_NFCE_B__NFCE_B 0x0 - MX27_PAD_NFALE__NFALE 0x0 - MX27_PAD_NFRE_B__NFRE_B 0x0 - MX27_PAD_NFWE_B__NFWE_B 0x0 - >; - }; + pinctrl_nand: nandgrp { + fsl,pins =3D < + MX27_PAD_NFRB__NFRB 0x0 + MX27_PAD_NFCLE__NFCLE 0x0 + MX27_PAD_NFWP_B__NFWP_B 0x0 + MX27_PAD_NFCE_B__NFCE_B 0x0 + MX27_PAD_NFALE__NFALE 0x0 + MX27_PAD_NFRE_B__NFRE_B 0x0 + MX27_PAD_NFWE_B__NFWE_B 0x0 + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX27_PAD_UART1_TXD__UART1_TXD 0x0 - MX27_PAD_UART1_RXD__UART1_RXD 0x0 - MX27_PAD_UART1_CTS__UART1_CTS 0x0 - MX27_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX27_PAD_UART1_TXD__UART1_TXD 0x0 + MX27_PAD_UART1_RXD__UART1_RXD 0x0 + MX27_PAD_UART1_CTS__UART1_CTS 0x0 + MX27_PAD_UART1_RTS__UART1_RTS 0x0 + >; + }; =20 - pinctrl_usbotg: usbotggrp { - fsl,pins =3D < - MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 - MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 - MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 - MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 - MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 - MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 - MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 - MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 - MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 - MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 - MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 - MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 - >; - }; + pinctrl_usbotg: usbotggrp { + fsl,pins =3D < + MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 + MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 + MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 + MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 + MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 + MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 + MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 + MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 + MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 + MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 + MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 + MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 + >; }; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-rdk.dts b/arc= h/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-rdk.dts index 27c93b9fe0499fc9438b713086391adf375c04dc..2b884cb3e38184d4524a95419a2= bb8d36739dc0e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-rdk.dts +++ b/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-rdk.dts @@ -65,58 +65,56 @@ adc@64 { }; =20 &iomuxc { - imx27-phycard-s-rdk { - pinctrl_i2c1: i2c1grp { - fsl,pins =3D < - MX27_PAD_I2C_DATA__I2C_DATA 0x0 - MX27_PAD_I2C_CLK__I2C_CLK 0x0 - >; - }; + pinctrl_i2c1: i2c1grp { + fsl,pins =3D < + MX27_PAD_I2C_DATA__I2C_DATA 0x0 + MX27_PAD_I2C_CLK__I2C_CLK 0x0 + >; + }; =20 - pinctrl_owire1: owire1grp { - fsl,pins =3D < - MX27_PAD_RTCK__OWIRE 0x0 - >; - }; + pinctrl_owire1: owire1grp { + fsl,pins =3D < + MX27_PAD_RTCK__OWIRE 0x0 + >; + }; =20 - pinctrl_sdhc2: sdhc2grp { - fsl,pins =3D < - MX27_PAD_SD2_CLK__SD2_CLK 0x0 - MX27_PAD_SD2_CMD__SD2_CMD 0x0 - MX27_PAD_SD2_D0__SD2_D0 0x0 - MX27_PAD_SD2_D1__SD2_D1 0x0 - MX27_PAD_SD2_D2__SD2_D2 0x0 - MX27_PAD_SD2_D3__SD2_D3 0x0 - MX27_PAD_SSI3_RXDAT__GPIO3_29 0x0 /* CD */ - >; - }; + pinctrl_sdhc2: sdhc2grp { + fsl,pins =3D < + MX27_PAD_SD2_CLK__SD2_CLK 0x0 + MX27_PAD_SD2_CMD__SD2_CMD 0x0 + MX27_PAD_SD2_D0__SD2_D0 0x0 + MX27_PAD_SD2_D1__SD2_D1 0x0 + MX27_PAD_SD2_D2__SD2_D2 0x0 + MX27_PAD_SD2_D3__SD2_D3 0x0 + MX27_PAD_SSI3_RXDAT__GPIO3_29 0x0 /* CD */ + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX27_PAD_UART1_TXD__UART1_TXD 0x0 - MX27_PAD_UART1_RXD__UART1_RXD 0x0 - MX27_PAD_UART1_CTS__UART1_CTS 0x0 - MX27_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX27_PAD_UART1_TXD__UART1_TXD 0x0 + MX27_PAD_UART1_RXD__UART1_RXD 0x0 + MX27_PAD_UART1_CTS__UART1_CTS 0x0 + MX27_PAD_UART1_RTS__UART1_RTS 0x0 + >; + }; =20 - pinctrl_uart2: uart2grp { - fsl,pins =3D < - MX27_PAD_UART2_TXD__UART2_TXD 0x0 - MX27_PAD_UART2_RXD__UART2_RXD 0x0 - MX27_PAD_UART2_CTS__UART2_CTS 0x0 - MX27_PAD_UART2_RTS__UART2_RTS 0x0 - >; - }; + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX27_PAD_UART2_TXD__UART2_TXD 0x0 + MX27_PAD_UART2_RXD__UART2_RXD 0x0 + MX27_PAD_UART2_CTS__UART2_CTS 0x0 + MX27_PAD_UART2_RTS__UART2_RTS 0x0 + >; + }; =20 - pinctrl_uart3: uart3grp { - fsl,pins =3D < - MX27_PAD_UART3_TXD__UART3_TXD 0x0 - MX27_PAD_UART3_RXD__UART3_RXD 0x0 - MX27_PAD_UART3_CTS__UART3_CTS 0x0 - MX27_PAD_UART3_RTS__UART3_RTS 0x0 - >; - }; + pinctrl_uart3: uart3grp { + fsl,pins =3D < + MX27_PAD_UART3_TXD__UART3_TXD 0x0 + MX27_PAD_UART3_RXD__UART3_RXD 0x0 + MX27_PAD_UART3_CTS__UART3_CTS 0x0 + MX27_PAD_UART3_RTS__UART3_RTS 0x0 + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-som.dtsi b/ar= ch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-som.dtsi index 31b3fc972abbfc585c1c65eb10e006c89561dce2..2f60b3809f39b2f2c92cdb6a616= 64103380e3478 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-som.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycard-s-som.dtsi @@ -58,94 +58,92 @@ eeprom@52 { }; =20 &iomuxc { - imx27-phycard-s-som { - pinctrl_fec1: fec1grp { - fsl,pins =3D < - MX27_PAD_SD3_CMD__FEC_TXD0 0x0 - MX27_PAD_SD3_CLK__FEC_TXD1 0x0 - MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 - MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 - MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 - MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 - MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 - MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 - MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 - MX27_PAD_ATA_DATA7__FEC_MDC 0x0 - MX27_PAD_ATA_DATA8__FEC_CRS 0x0 - MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 - MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 - MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 - MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 - MX27_PAD_ATA_DATA13__FEC_COL 0x0 - MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 - MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 - >; - }; - - pinctrl_i2c2: i2c2grp { - fsl,pins =3D < - MX27_PAD_I2C2_SDA__I2C2_SDA 0x0 - MX27_PAD_I2C2_SCL__I2C2_SCL 0x0 - >; - }; - - pinctrl_nfc: nfcgrp { - fsl,pins =3D < - MX27_PAD_NFRB__NFRB 0x0 - MX27_PAD_NFCLE__NFCLE 0x0 - MX27_PAD_NFWP_B__NFWP_B 0x0 - MX27_PAD_NFCE_B__NFCE_B 0x0 - MX27_PAD_NFALE__NFALE 0x0 - MX27_PAD_NFRE_B__NFRE_B 0x0 - MX27_PAD_NFWE_B__NFWE_B 0x0 - >; - }; - - pinctrl_usbotgphy: usbotgphygrp { - fsl,pins =3D < - MX27_PAD_USBH1_RCV__GPIO2_25 0x1 /* reset gpio */ - >; - }; - - pinctrl_usbotg: usbotggrp { - fsl,pins =3D < - MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 - MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 - MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 - MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 - MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 - MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 - MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 - MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 - MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 - MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 - MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 - MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 - >; - }; - - pinctrl_usbh2phy: usbh2phygrp { - fsl,pins =3D < - MX27_PAD_USBH1_SUSP__GPIO2_22 0x0 /* reset gpio */ - >; - }; - - pinctrl_usbh2: usbh2grp { - fsl,pins =3D < - MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 - MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 - MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 - MX27_PAD_USBH2_STP__USBH2_STP 0x0 - MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 - MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 - MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 - MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 - MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 - MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 - MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 - MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 - >; - }; + pinctrl_fec1: fec1grp { + fsl,pins =3D < + MX27_PAD_SD3_CMD__FEC_TXD0 0x0 + MX27_PAD_SD3_CLK__FEC_TXD1 0x0 + MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 + MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 + MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 + MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 + MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 + MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 + MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 + MX27_PAD_ATA_DATA7__FEC_MDC 0x0 + MX27_PAD_ATA_DATA8__FEC_CRS 0x0 + MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 + MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 + MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 + MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 + MX27_PAD_ATA_DATA13__FEC_COL 0x0 + MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 + MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins =3D < + MX27_PAD_I2C2_SDA__I2C2_SDA 0x0 + MX27_PAD_I2C2_SCL__I2C2_SCL 0x0 + >; + }; + + pinctrl_nfc: nfcgrp { + fsl,pins =3D < + MX27_PAD_NFRB__NFRB 0x0 + MX27_PAD_NFCLE__NFCLE 0x0 + MX27_PAD_NFWP_B__NFWP_B 0x0 + MX27_PAD_NFCE_B__NFCE_B 0x0 + MX27_PAD_NFALE__NFALE 0x0 + MX27_PAD_NFRE_B__NFRE_B 0x0 + MX27_PAD_NFWE_B__NFWE_B 0x0 + >; + }; + + pinctrl_usbotgphy: usbotgphygrp { + fsl,pins =3D < + MX27_PAD_USBH1_RCV__GPIO2_25 0x1 /* reset gpio */ + >; + }; + + pinctrl_usbotg: usbotggrp { + fsl,pins =3D < + MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 + MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 + MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 + MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 + MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 + MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 + MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 + MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 + MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 + MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 + MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 + MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 + >; + }; + + pinctrl_usbh2phy: usbh2phygrp { + fsl,pins =3D < + MX27_PAD_USBH1_SUSP__GPIO2_22 0x0 /* reset gpio */ + >; + }; + + pinctrl_usbh2: usbh2grp { + fsl,pins =3D < + MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 + MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 + MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 + MX27_PAD_USBH2_STP__USBH2_STP 0x0 + MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 + MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 + MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 + MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 + MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 + MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 + MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 + MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycore-rdk.dts b/arch/= arm/boot/dts/nxp/imx/imx27-phytec-phycore-rdk.dts index 5398e9067e60f98663bec70519d719f859d6e2fa..d7136c399ae29e87a6b13d19ae6= d7b9b42a28b48 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycore-rdk.dts +++ b/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycore-rdk.dts @@ -89,119 +89,117 @@ camgpio: pca9536@41 { }; =20 &iomuxc { - imx27_phycore_rdk { - pinctrl_csien: csiengrp { - fsl,pins =3D < - MX27_PAD_USB_OC_B__GPIO2_24 0x0 - >; - }; + pinctrl_csien: csiengrp { + fsl,pins =3D < + MX27_PAD_USB_OC_B__GPIO2_24 0x0 + >; + }; =20 - pinctrl_cspi1cs1: cspi1cs1grp { - fsl,pins =3D < - MX27_PAD_CSPI1_SS1__GPIO4_27 0x0 - >; - }; + pinctrl_cspi1cs1: cspi1cs1grp { + fsl,pins =3D < + MX27_PAD_CSPI1_SS1__GPIO4_27 0x0 + >; + }; =20 - pinctrl_imxfb1: imxfbgrp { - fsl,pins =3D < - MX27_PAD_LD0__LD0 0x0 - MX27_PAD_LD1__LD1 0x0 - MX27_PAD_LD2__LD2 0x0 - MX27_PAD_LD3__LD3 0x0 - MX27_PAD_LD4__LD4 0x0 - MX27_PAD_LD5__LD5 0x0 - MX27_PAD_LD6__LD6 0x0 - MX27_PAD_LD7__LD7 0x0 - MX27_PAD_LD8__LD8 0x0 - MX27_PAD_LD9__LD9 0x0 - MX27_PAD_LD10__LD10 0x0 - MX27_PAD_LD11__LD11 0x0 - MX27_PAD_LD12__LD12 0x0 - MX27_PAD_LD13__LD13 0x0 - MX27_PAD_LD14__LD14 0x0 - MX27_PAD_LD15__LD15 0x0 - MX27_PAD_LD16__LD16 0x0 - MX27_PAD_LD17__LD17 0x0 - MX27_PAD_CLS__CLS 0x0 - MX27_PAD_CONTRAST__CONTRAST 0x0 - MX27_PAD_LSCLK__LSCLK 0x0 - MX27_PAD_OE_ACD__OE_ACD 0x0 - MX27_PAD_PS__PS 0x0 - MX27_PAD_REV__REV 0x0 - MX27_PAD_SPL_SPR__SPL_SPR 0x0 - MX27_PAD_HSYNC__HSYNC 0x0 - MX27_PAD_VSYNC__VSYNC 0x0 - >; - }; + pinctrl_imxfb1: imxfbgrp { + fsl,pins =3D < + MX27_PAD_LD0__LD0 0x0 + MX27_PAD_LD1__LD1 0x0 + MX27_PAD_LD2__LD2 0x0 + MX27_PAD_LD3__LD3 0x0 + MX27_PAD_LD4__LD4 0x0 + MX27_PAD_LD5__LD5 0x0 + MX27_PAD_LD6__LD6 0x0 + MX27_PAD_LD7__LD7 0x0 + MX27_PAD_LD8__LD8 0x0 + MX27_PAD_LD9__LD9 0x0 + MX27_PAD_LD10__LD10 0x0 + MX27_PAD_LD11__LD11 0x0 + MX27_PAD_LD12__LD12 0x0 + MX27_PAD_LD13__LD13 0x0 + MX27_PAD_LD14__LD14 0x0 + MX27_PAD_LD15__LD15 0x0 + MX27_PAD_LD16__LD16 0x0 + MX27_PAD_LD17__LD17 0x0 + MX27_PAD_CLS__CLS 0x0 + MX27_PAD_CONTRAST__CONTRAST 0x0 + MX27_PAD_LSCLK__LSCLK 0x0 + MX27_PAD_OE_ACD__OE_ACD 0x0 + MX27_PAD_PS__PS 0x0 + MX27_PAD_REV__REV 0x0 + MX27_PAD_SPL_SPR__SPL_SPR 0x0 + MX27_PAD_HSYNC__HSYNC 0x0 + MX27_PAD_VSYNC__VSYNC 0x0 + >; + }; =20 - pinctrl_i2c1: i2c1grp { - /* Add pullup to DATA line */ - fsl,pins =3D < - MX27_PAD_I2C_DATA__I2C_DATA 0x1 - MX27_PAD_I2C_CLK__I2C_CLK 0x0 - >; - }; + pinctrl_i2c1: i2c1grp { + /* Add pullup to DATA line */ + fsl,pins =3D < + MX27_PAD_I2C_DATA__I2C_DATA 0x1 + MX27_PAD_I2C_CLK__I2C_CLK 0x0 + >; + }; =20 - pinctrl_owire1: owire1grp { - fsl,pins =3D < - MX27_PAD_RTCK__OWIRE 0x0 - >; - }; + pinctrl_owire1: owire1grp { + fsl,pins =3D < + MX27_PAD_RTCK__OWIRE 0x0 + >; + }; =20 - pinctrl_sdhc2: sdhc2grp { - fsl,pins =3D < - MX27_PAD_SD2_CLK__SD2_CLK 0x0 - MX27_PAD_SD2_CMD__SD2_CMD 0x0 - MX27_PAD_SD2_D0__SD2_D0 0x0 - MX27_PAD_SD2_D1__SD2_D1 0x0 - MX27_PAD_SD2_D2__SD2_D2 0x0 - MX27_PAD_SD2_D3__SD2_D3 0x0 - MX27_PAD_SSI3_FS__GPIO3_28 0x0 /* WP */ - MX27_PAD_SSI3_RXDAT__GPIO3_29 0x0 /* CD */ - >; - }; + pinctrl_sdhc2: sdhc2grp { + fsl,pins =3D < + MX27_PAD_SD2_CLK__SD2_CLK 0x0 + MX27_PAD_SD2_CMD__SD2_CMD 0x0 + MX27_PAD_SD2_D0__SD2_D0 0x0 + MX27_PAD_SD2_D1__SD2_D1 0x0 + MX27_PAD_SD2_D2__SD2_D2 0x0 + MX27_PAD_SD2_D3__SD2_D3 0x0 + MX27_PAD_SSI3_FS__GPIO3_28 0x0 /* WP */ + MX27_PAD_SSI3_RXDAT__GPIO3_29 0x0 /* CD */ + >; + }; =20 - pinctrl_uart1: uart1grp { - fsl,pins =3D < - MX27_PAD_UART1_TXD__UART1_TXD 0x0 - MX27_PAD_UART1_RXD__UART1_RXD 0x0 - MX27_PAD_UART1_CTS__UART1_CTS 0x0 - MX27_PAD_UART1_RTS__UART1_RTS 0x0 - >; - }; + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX27_PAD_UART1_TXD__UART1_TXD 0x0 + MX27_PAD_UART1_RXD__UART1_RXD 0x0 + MX27_PAD_UART1_CTS__UART1_CTS 0x0 + MX27_PAD_UART1_RTS__UART1_RTS 0x0 + >; + }; =20 - pinctrl_uart2: uart2grp { - fsl,pins =3D < - MX27_PAD_UART2_TXD__UART2_TXD 0x0 - MX27_PAD_UART2_RXD__UART2_RXD 0x0 - MX27_PAD_UART2_CTS__UART2_CTS 0x0 - MX27_PAD_UART2_RTS__UART2_RTS 0x0 - >; - }; + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX27_PAD_UART2_TXD__UART2_TXD 0x0 + MX27_PAD_UART2_RXD__UART2_RXD 0x0 + MX27_PAD_UART2_CTS__UART2_CTS 0x0 + MX27_PAD_UART2_RTS__UART2_RTS 0x0 + >; + }; =20 - pinctrl_usbh2: usbh2grp { - fsl,pins =3D < - MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 - MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 - MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 - MX27_PAD_USBH2_STP__USBH2_STP 0x0 - MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 - MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 - MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 - MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 - MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 - MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 - MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 - MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 - >; - }; + pinctrl_usbh2: usbh2grp { + fsl,pins =3D < + MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 + MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 + MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 + MX27_PAD_USBH2_STP__USBH2_STP 0x0 + MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 + MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 + MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 + MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 + MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 + MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 + MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 + MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 + >; + }; =20 - pinctrl_weim: weimgrp { - fsl,pins =3D < - MX27_PAD_CS4_B__CS4_B 0x0 /* CS4 */ - MX27_PAD_SD1_D1__GPIO5_19 0x0 /* CAN IRQ */ - >; - }; + pinctrl_weim: weimgrp { + fsl,pins =3D < + MX27_PAD_CS4_B__CS4_B 0x0 /* CS4 */ + MX27_PAD_SD1_D1__GPIO5_19 0x0 /* CAN IRQ */ + >; }; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycore-som.dtsi b/arch= /arm/boot/dts/nxp/imx/imx27-phytec-phycore-som.dtsi index e958d7286ae9d397161b2e7404617bf6f75c0182..7d5d24c781b9834dbf8834c798b= 923829fd98444 100644 --- a/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycore-som.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx27-phytec-phycore-som.dtsi @@ -192,90 +192,88 @@ lm75@4a { }; =20 &iomuxc { - imx27_phycore_som { - pinctrl_cspi1: cspi1grp { - fsl,pins =3D < - MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0 - MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0 - MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0 - MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* SPI1 CS0 */ - >; - }; + pinctrl_cspi1: cspi1grp { + fsl,pins =3D < + MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0 + MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0 + MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0 + MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* SPI1 CS0 */ + >; + }; =20 - pinctrl_fec1: fec1grp { - fsl,pins =3D < - MX27_PAD_SD3_CMD__FEC_TXD0 0x0 - MX27_PAD_SD3_CLK__FEC_TXD1 0x0 - MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 - MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 - MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 - MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 - MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 - MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 - MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 - MX27_PAD_ATA_DATA7__FEC_MDC 0x0 - MX27_PAD_ATA_DATA8__FEC_CRS 0x0 - MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 - MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 - MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 - MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 - MX27_PAD_ATA_DATA13__FEC_COL 0x0 - MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 - MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 - MX27_PAD_SSI3_TXDAT__GPIO3_30 0x0 /* FEC RST */ - >; - }; + pinctrl_fec1: fec1grp { + fsl,pins =3D < + MX27_PAD_SD3_CMD__FEC_TXD0 0x0 + MX27_PAD_SD3_CLK__FEC_TXD1 0x0 + MX27_PAD_ATA_DATA0__FEC_TXD2 0x0 + MX27_PAD_ATA_DATA1__FEC_TXD3 0x0 + MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0 + MX27_PAD_ATA_DATA3__FEC_RXD1 0x0 + MX27_PAD_ATA_DATA4__FEC_RXD2 0x0 + MX27_PAD_ATA_DATA5__FEC_RXD3 0x0 + MX27_PAD_ATA_DATA6__FEC_MDIO 0x0 + MX27_PAD_ATA_DATA7__FEC_MDC 0x0 + MX27_PAD_ATA_DATA8__FEC_CRS 0x0 + MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0 + MX27_PAD_ATA_DATA10__FEC_RXD0 0x0 + MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0 + MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0 + MX27_PAD_ATA_DATA13__FEC_COL 0x0 + MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0 + MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0 + MX27_PAD_SSI3_TXDAT__GPIO3_30 0x0 /* FEC RST */ + >; + }; =20 - pinctrl_i2c2: i2c2grp { - fsl,pins =3D < - MX27_PAD_I2C2_SDA__I2C2_SDA 0x0 - MX27_PAD_I2C2_SCL__I2C2_SCL 0x0 - >; - }; + pinctrl_i2c2: i2c2grp { + fsl,pins =3D < + MX27_PAD_I2C2_SDA__I2C2_SDA 0x0 + MX27_PAD_I2C2_SCL__I2C2_SCL 0x0 + >; + }; =20 - pinctrl_nfc: nfcgrp { - fsl,pins =3D < - MX27_PAD_NFRB__NFRB 0x0 - MX27_PAD_NFCLE__NFCLE 0x0 - MX27_PAD_NFWP_B__NFWP_B 0x0 - MX27_PAD_NFCE_B__NFCE_B 0x0 - MX27_PAD_NFALE__NFALE 0x0 - MX27_PAD_NFRE_B__NFRE_B 0x0 - MX27_PAD_NFWE_B__NFWE_B 0x0 - >; - }; + pinctrl_nfc: nfcgrp { + fsl,pins =3D < + MX27_PAD_NFRB__NFRB 0x0 + MX27_PAD_NFCLE__NFCLE 0x0 + MX27_PAD_NFWP_B__NFWP_B 0x0 + MX27_PAD_NFCE_B__NFCE_B 0x0 + MX27_PAD_NFALE__NFALE 0x0 + MX27_PAD_NFRE_B__NFRE_B 0x0 + MX27_PAD_NFWE_B__NFWE_B 0x0 + >; + }; =20 - pinctrl_pmic: pmicgrp { - fsl,pins =3D < - MX27_PAD_USB_PWR__GPIO2_23 0x0 /* PMIC IRQ */ - >; - }; + pinctrl_pmic: pmicgrp { + fsl,pins =3D < + MX27_PAD_USB_PWR__GPIO2_23 0x0 /* PMIC IRQ */ + >; + }; =20 - pinctrl_ssi1: ssi1grp { - fsl,pins =3D < - MX27_PAD_SSI1_FS__SSI1_FS 0x0 - MX27_PAD_SSI1_RXDAT__SSI1_RXDAT 0x0 - MX27_PAD_SSI1_TXDAT__SSI1_TXDAT 0x0 - MX27_PAD_SSI1_CLK__SSI1_CLK 0x0 - >; - }; + pinctrl_ssi1: ssi1grp { + fsl,pins =3D < + MX27_PAD_SSI1_FS__SSI1_FS 0x0 + MX27_PAD_SSI1_RXDAT__SSI1_RXDAT 0x0 + MX27_PAD_SSI1_TXDAT__SSI1_TXDAT 0x0 + MX27_PAD_SSI1_CLK__SSI1_CLK 0x0 + >; + }; =20 - pinctrl_usbotg: usbotggrp { - fsl,pins =3D < - MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 - MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 - MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 - MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 - MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 - MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 - MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 - MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 - MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 - MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 - MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 - MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 - >; - }; + pinctrl_usbotg: usbotggrp { + fsl,pins =3D < + MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 + MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 + MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 + MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 + MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 + MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 + MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 + MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 + MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 + MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 + MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 + MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 + >; }; }; =20 --=20 2.43.0