From nobody Wed Feb 11 03:24:35 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5585234BA5B for ; Tue, 10 Feb 2026 10:12:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770718353; cv=none; b=Ke4PPOuP24kYRzmCSnpZ+31OjSdgcyO0y9xuC0uY+HeEZ3djnn32K07wyIwlRBV6e5yxght5aXvZJEKD0tOTCMzmHhn4oUqSn8XHvan5OI7tHgijK+O+Dz7g4MRPTjobLXkTa90TeJPqswm2wp9yt+63PM1lDWrJjzhG/VvLPqg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770718353; c=relaxed/simple; bh=62wE/dFO70wWM6jtNkIEjSDoZ/uTZDrsSnyLOGNH7AU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=u4f/Hl48gt8/qgKskUEAPquSnSLH6+onRDmIvpbMEYezhm3tWzNXoi0kBVqFY9hRcqka/PFr/y8FeBSUsgDSDx38bFtrMl3/tNOICGhKbpMVjYLfSXlf/ebPqu22Rzqzn7QiOOEiuAimoa4oZ3kN5pwa+DG8vkv22dP+0ro8nBA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kx+a5X8B; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AWB4hAAb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kx+a5X8B"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AWB4hAAb" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61A6xl2a857877 for ; Tue, 10 Feb 2026 10:12:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=3ukvPHoLd8R ybKSkJJjyIW6Pfs0lLwz5oAOgnyruNtE=; b=kx+a5X8BwEFZgvLN6H9uQbvdzyv IV+FCArqgEEvPEIZkwPgXzJH3B9Uq/9QhQ0zk8UXKFznsDMy1qC1DbQhTCjToT5r eontm+5cAmgCS0fBNxohxa6azfkrU0XaQ5TpFqfo9W1PJQU7r+/9eM9jChaDmYp0 zpzPY4Z7Di+j6d3RVX00RF98t94ZL5m4RuYCTZgxPIA5HwhTfWSdFcCfzldbyQZg z2q0j21vrmWd8bE7UcpWaIKWYoY4PGHITj1QxyvuVu0xHh+RdrBC9l/lCd81vs6W XNFbusqlPUxBP2KfdG9ZS/P6CbkoJCGUoLAaLviNKc7n6Yk04fesACeGByg== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c7ga63sfh-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 10 Feb 2026 10:12:31 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-81f3ed6e935so7967203b3a.3 for ; Tue, 10 Feb 2026 02:12:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1770718351; x=1771323151; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3ukvPHoLd8RybKSkJJjyIW6Pfs0lLwz5oAOgnyruNtE=; b=AWB4hAAbfcJCv0Dd4jxpxctTAsU99R2+K2CzNQQMv/CnV+Q+okX3bJ9x3aUF2yoV/8 Q9TDt4KafrkiSmbXlmOy0VTKfgio3vhLDU1j3/3Uc/yA/2fl1xcjj5CA1WH2nsYUB3vL yILYcFiKPp/ETgumxXEkWtDMzcTXs5YxXYoqpFpWvOuiFzFenGqiYCwlWYk07Llg/EjX 9JR1kb9cLaluW5KG2JWayxkSPgC3Re59twB8J2xkAVT2WBI5DN9xSHq/6T+QRjk8dFPA /B6ZZlar2nzjX4rQAn6m8aDUQACskOW2WZTsjj/fbK4xSTa+xu6rodo7nmssFNtlq/2d PCSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770718351; x=1771323151; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=3ukvPHoLd8RybKSkJJjyIW6Pfs0lLwz5oAOgnyruNtE=; b=tTxF6Wyp2vrw5UBXX/4Tj9YJr0dJl+2evXdzUv68/m7I4w6YBuhGXcS7M3SGSXfYoX lY+glJcgreP1soDdVTMIlfWClVwDyK3aJ3PXWdjF3+oUuRj7pWjlE0bdbtIRY1dRKhEr QwmePiLybsHIpWdUiQyjMbNouBNUb10+qcoqxMibrw5Ri3BARNzjPDqQCWY0hfUZC9Jl xPB+LHjzwUnVqEXnX6RxevUfHN8kk3R86Y+lOFL1NPA2rEUdRLWmq6Q+KnwSHX6hSZ00 rqjAQTU7zS6PYhAsT6oC+2+yR5zav6pzNrw5+KTumTqYR1SzRMOAjGLFrgAyUHBlN9L6 svrg== X-Forwarded-Encrypted: i=1; AJvYcCVjqTDgF9zybzqvaWQRAFmIOUsPpRfi8I0+zvCZNKoa2hgAGFkcc40R7jC5/xpBbyJTO+ebg9HaFMOmM/A=@vger.kernel.org X-Gm-Message-State: AOJu0YxP9c9jrNFUr1GZnW2Tv6LUuvs+TTpHfxopUymoJNJIZCvYo5eE HsI170JnmRg05yaZfMufuozXY3KDsaAKpyEgFgSSd7RCsVmHmtCuCX01in1k7f8YIiOT9dh6Heg MWzIME6vCEOufzPG3sA/YVRPJ+NeFkBEb6hfkpxVrKMriFC7db0lgJJ2MB2pNarrWQUQ= X-Gm-Gg: AZuq6aI58msiEv3yTvhTGKctNCBtQyybBGca3AnTcaQ3ZXvylEyGDPaRnrD9K0F1BAG 4hS5Pc4ENY65m7utMv12ZIe2SAge95SFj0CxoR6/Bb3ToEq2JV/yroHLqcQn+24l8MrfLP2au8i 5PCSnO1vn8w8J+/xaUDxaNwi7WG6uBuRQ6HNAmyOCKLw4swEw/aSnwkp9PYAIYSZVlS6+LYGzDb iSM8blGR6RwvHLPb6Vxc8uZsT0Yq/e8LkhePPeSFyhCJ7m8LHp3DNEOOfKCiWyXgN+0ssBeM2RE T30X++Fxluy+AN2v1yI+jMYMczrGrCVGCGZGu68hbDCru0QCboXcKPV/tw7+y7wHJnX3gnWHzd6 NSwEkq9Dx6c4NA+x1flCErrVXOl3amCaCjZQj4MvhZap6+07cVvC3N6zm X-Received: by 2002:a05:6a00:929d:b0:81f:61d2:84a7 with SMTP id d2e1a72fcca58-8244178a552mr14712979b3a.59.1770718351040; Tue, 10 Feb 2026 02:12:31 -0800 (PST) X-Received: by 2002:a05:6a00:929d:b0:81f:61d2:84a7 with SMTP id d2e1a72fcca58-8244178a552mr14712947b3a.59.1770718350523; Tue, 10 Feb 2026 02:12:30 -0800 (PST) Received: from hu-vjitta-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82441884b75sm14380940b3a.39.2026.02.10.02.12.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Feb 2026 02:12:30 -0800 (PST) From: Vijayanand Jitta To: robin.murphy@arm.com, will@kernel.org, joro@8bytes.org, robh@kernel.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, bjorn.andersson@oss.qualcomm.com, bod@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org, prakash.gupta@oss.qualcomm.com, vikash.garodia@oss.qualcomm.com Cc: iommu@lists.linux.dev, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Frank Li , Vijayanand Jitta Subject: [PATCH v7 1/3] of: Add convenience wrappers for of_map_id() Date: Tue, 10 Feb 2026 15:41:55 +0530 Message-Id: <20260210101157.2145113-2-vijayanand.jitta@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com> References: <20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: Itsn7d_ekh8vp4yLrsE7QCW-9s3NsuBC X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjEwMDA4NCBTYWx0ZWRfX/9wfkPYTYQ3i f8WgpHNR1o094ejxff1jKR1GJu9K3GgLR6fwUwI2JDJXhuWspEArppZRhlBDmuhJm9yqUa7orhr 9j47iBNNYeBL7wYa1FZZhKJAurVN/aLeoFzKnoTtXdKIHMwJszsGERfV4RZtK3vvIte7tuJMxDl JNDFUthdMwhoQ9UaFRMM4yabVju/hQ78N5ks0nGmUg3+u+j8+Myc2ar+SYh8/7OoNSFN+mH4wLs ltMtOXhnRtwZlnFS6BoSCCZ/KGcbRJYhVUMj+o7EWuIxzJbRis6hTE2Nh8/yf4fUwZtm51R1xah eBax/FJAUZFzyfWfMLUUjOQTdMJGmAKEZjrnXfO95sw4S3k1xlSHl+d6rVQryPaB17J+uvnluNK s19OI+IvAfvN3X4Ye4LdIF1gWPWs/+aEs/ispKXo0yJr0HO/ko0Zfu60onxAnY7eJzJM/u6Y89z 9Kf6bd+LF8h9DEEug0w== X-Authority-Analysis: v=2.4 cv=WK1yn3sR c=1 sm=1 tr=0 ts=698b048f cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=7CQSdrXTAAAA:8 a=VwQbUJbxAAAA:8 a=8AirrxEcAAAA:8 a=EUspDBNiAAAA:8 a=wrOk0Nx1w3hKWqktZycA:9 a=2VI0MkxyNR6bbpdq8BZq:22 a=a-qgeE7W1pNrGK8U0ZQC:22 a=ST-jHhOKWsTCqRlWije3:22 X-Proofpoint-GUID: Itsn7d_ekh8vp4yLrsE7QCW-9s3NsuBC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-09_01,2026-02-09_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 suspectscore=0 adultscore=0 malwarescore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602100084 Content-Type: text/plain; charset="utf-8" From: Robin Murphy Since we now have quite a few users parsing "iommu-map" and "msi-map" properties, give them some wrappers to conveniently encapsulate the appropriate sets of property names. This will also make it easier to then change of_map_id() to correctly account for specifier cells. Reviewed-by: Rob Herring (Arm) Reviewed-by: Frank Li Signed-off-by: Robin Murphy Signed-off-by: Vijayanand Jitta --- drivers/cdx/cdx_msi.c | 3 +-- drivers/iommu/of_iommu.c | 4 +--- drivers/irqchip/irq-gic-its-msi-parent.c | 2 +- drivers/of/irq.c | 3 +-- drivers/pci/controller/dwc/pci-imx6.c | 6 ++---- drivers/pci/controller/pcie-apple.c | 3 +-- drivers/xen/grant-dma-ops.c | 3 +-- include/linux/of.h | 14 ++++++++++++++ 8 files changed, 22 insertions(+), 16 deletions(-) diff --git a/drivers/cdx/cdx_msi.c b/drivers/cdx/cdx_msi.c index 91b95422b263..63b3544ec997 100644 --- a/drivers/cdx/cdx_msi.c +++ b/drivers/cdx/cdx_msi.c @@ -128,8 +128,7 @@ static int cdx_msi_prepare(struct irq_domain *msi_domai= n, int ret; =20 /* Retrieve device ID from requestor ID using parent device */ - ret =3D of_map_id(parent->of_node, cdx_dev->msi_dev_id, "msi-map", "msi-m= ap-mask", - NULL, &dev_id); + ret =3D of_map_msi_id(parent->of_node, cdx_dev->msi_dev_id, NULL, &dev_id= ); if (ret) { dev_err(dev, "of_map_id failed for MSI: %d\n", ret); return ret; diff --git a/drivers/iommu/of_iommu.c b/drivers/iommu/of_iommu.c index 6b989a62def2..a511ecf21fcd 100644 --- a/drivers/iommu/of_iommu.c +++ b/drivers/iommu/of_iommu.c @@ -48,9 +48,7 @@ static int of_iommu_configure_dev_id(struct device_node *= master_np, struct of_phandle_args iommu_spec =3D { .args_count =3D 1 }; int err; =20 - err =3D of_map_id(master_np, *id, "iommu-map", - "iommu-map-mask", &iommu_spec.np, - iommu_spec.args); + err =3D of_map_iommu_id(master_np, *id, &iommu_spec.np, iommu_spec.args); if (err) return err; =20 diff --git a/drivers/irqchip/irq-gic-its-msi-parent.c b/drivers/irqchip/irq= -gic-its-msi-parent.c index a832cdb2e697..b30d0dc0a1aa 100644 --- a/drivers/irqchip/irq-gic-its-msi-parent.c +++ b/drivers/irqchip/irq-gic-its-msi-parent.c @@ -179,7 +179,7 @@ static int of_pmsi_get_msi_info(struct irq_domain *doma= in, struct device *dev, u =20 struct device_node *msi_ctrl __free(device_node) =3D NULL; =20 - return of_map_id(dev->of_node, dev->id, "msi-map", "msi-map-mask", &msi_c= trl, dev_id); + return of_map_msi_id(dev->of_node, dev->id, &msi_ctrl, dev_id); } =20 static int its_pmsi_prepare(struct irq_domain *domain, struct device *dev, diff --git a/drivers/of/irq.c b/drivers/of/irq.c index f374d8b212b8..ddd046de70de 100644 --- a/drivers/of/irq.c +++ b/drivers/of/irq.c @@ -817,8 +817,7 @@ u32 of_msi_xlate(struct device *dev, struct device_node= **msi_np, u32 id_in) * "msi-map" or an "msi-parent" property. */ for (parent_dev =3D dev; parent_dev; parent_dev =3D parent_dev->parent) { - if (!of_map_id(parent_dev->of_node, id_in, "msi-map", - "msi-map-mask", msi_np, &id_out)) + if (!of_map_msi_id(parent_dev->of_node, id_in, msi_np, &id_out)) break; if (!of_check_msi_parent(parent_dev->of_node, msi_np)) break; diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller= /dwc/pci-imx6.c index a5b8d0b71677..bff8289f804a 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -1144,8 +1144,7 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie *i= mx_pcie, u32 rid) u32 sid =3D 0; =20 target =3D NULL; - err_i =3D of_map_id(dev->of_node, rid, "iommu-map", "iommu-map-mask", - &target, &sid_i); + err_i =3D of_map_iommu_id(dev->of_node, rid, &target, &sid_i); if (target) { of_node_put(target); } else { @@ -1158,8 +1157,7 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie *i= mx_pcie, u32 rid) } =20 target =3D NULL; - err_m =3D of_map_id(dev->of_node, rid, "msi-map", "msi-map-mask", - &target, &sid_m); + err_m =3D of_map_msi_id(dev->of_node, rid, &target, &sid_m); =20 /* * err_m target diff --git a/drivers/pci/controller/pcie-apple.c b/drivers/pci/controller/p= cie-apple.c index 2d92fc79f6dd..a0937b7b3c4d 100644 --- a/drivers/pci/controller/pcie-apple.c +++ b/drivers/pci/controller/pcie-apple.c @@ -764,8 +764,7 @@ static int apple_pcie_enable_device(struct pci_host_bri= dge *bridge, struct pci_d dev_dbg(&pdev->dev, "added to bus %s, index %d\n", pci_name(pdev->bus->self), port->idx); =20 - err =3D of_map_id(port->pcie->dev->of_node, rid, "iommu-map", - "iommu-map-mask", NULL, &sid); + err =3D of_map_iommu_id(port->pcie->dev->of_node, rid, NULL, &sid); if (err) return err; =20 diff --git a/drivers/xen/grant-dma-ops.c b/drivers/xen/grant-dma-ops.c index c2603e700178..1b7696b2d762 100644 --- a/drivers/xen/grant-dma-ops.c +++ b/drivers/xen/grant-dma-ops.c @@ -325,8 +325,7 @@ static int xen_dt_grant_init_backend_domid(struct devic= e *dev, struct pci_dev *pdev =3D to_pci_dev(dev); u32 rid =3D PCI_DEVID(pdev->bus->number, pdev->devfn); =20 - if (of_map_id(np, rid, "iommu-map", "iommu-map-mask", &iommu_spec.np, - iommu_spec.args)) { + if (of_map_iommu_id(np, rid, &iommu_spec.np, iommu_spec.args)) { dev_dbg(dev, "Cannot translate ID\n"); return -ESRCH; } diff --git a/include/linux/of.h b/include/linux/of.h index be6ec4916adf..824649867810 100644 --- a/include/linux/of.h +++ b/include/linux/of.h @@ -1457,6 +1457,20 @@ static inline int of_property_read_s32(const struct = device_node *np, return of_property_read_u32(np, propname, (u32*) out_value); } =20 +static inline int of_map_iommu_id(const struct device_node *np, u32 id, + struct device_node **target, u32 *id_out) +{ + return of_map_id(np, id, "iommu-map", "iommu-map-mask", + target, id_out); +} + +static inline int of_map_msi_id(const struct device_node *np, u32 id, + struct device_node **target, u32 *id_out) +{ + return of_map_id(np, id, "msi-map", "msi-map-mask", + target, id_out); +} + #define of_for_each_phandle(it, err, np, ln, cn, cc) \ for (of_phandle_iterator_init((it), (np), (ln), (cn), (cc)), \ err =3D of_phandle_iterator_next(it); \ --=20 2.34.1 From nobody Wed Feb 11 03:24:35 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF05134CFC3 for ; Tue, 10 Feb 2026 10:12:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770718359; cv=none; b=TkzRpExOrwofN2nyuflqM5RIq14D4R93nFIuFvR9ZnrLmT0JMIsSKpjZHhNrPbbHOkHf4qaKsRDCd3vcmSY/+XepTwCh9fW3tv3U/Iy4icdBUUDpEyo09mhUuqZAF2TRIRXFIwU9V6hEPvMdb90/wgXRfKGLjfbISYqk594WLDc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770718359; c=relaxed/simple; bh=T3kbuo/lnBAsRSHIuVzth2R+h3EBmwiyu4jVDhbNj38=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=j6LU7RJr43CaDS6duxxBxJqIJVaVQpiRV0DNWtNl/HMF5jPa/TuYoiM2S2VfvbPe6KTrkrQqGlzeFN1fvihxBWgTgXHMdsQ0nB9hJ9PXZb4BmUH11MLzXdHqV+IqD1j+KwxLPn8t/6kL3DMX3EQKwNVGzkgd6UU1VR5R2AgQOTc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YjE1EBL9; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gyaGt5h3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YjE1EBL9"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gyaGt5h3" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61AAB7um1940333 for ; Tue, 10 Feb 2026 10:12:37 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=nLKoY351lPc koL8Rw1hfM5rSYnNnXA//kxjH/u8a+nA=; b=YjE1EBL9zpxI3bxlD5nNUIaxe9C 0nywLf8u9AA1+zIAYgD37WOL1r+K7Ykm2f76wYcaW0dMfVdoxHAhlQ1hAPYWrJh0 D+uJjVyHdWoXkpII7Mt9cylqzg2uEHzatQ3SIw7GgisqZ3It/ePfxOAmxWiAxE4E 1ykVIvG5iJ2Ya/l9lxKBmoKnCbJox1OIIsJw49RIYxRAs3LgHRD8R5xp1A9jxL84 41botvcVfVUfUJUTE4Mlh1WuGIobgZoeI8AtH9ZNZoUwKqkwUiYrjtZC8/xvi5fx WPAsJWNfNO11n4FJHOPEUHw72GRbKaz24Xvce13JP6cxb1NuIXgbwdZ3cRQ== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c7w1js5jc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 10 Feb 2026 10:12:37 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-8243c83d108so6423371b3a.0 for ; Tue, 10 Feb 2026 02:12:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1770718356; x=1771323156; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nLKoY351lPckoL8Rw1hfM5rSYnNnXA//kxjH/u8a+nA=; b=gyaGt5h3cQbGnB0eZ7RtW/dZiGUCn7R6gzcROlQUBL+r3uASxmfqM7uWEWxoNyOQIF KULSlltRB2Zt+sKto6TJc9FRyQ3pqU7A9qIix9KNp+AeYw9m/hyjI+yEZB+zSs9QZxOd q+SLy9dBzkjFr5z9nCEwjO3KNKRDtico2HZaC9qvyozoKxTBmYU7pHF7e5OLZAzj+5ZM jht5mimOthVIYYtRQFKbQz9fClucZ+JFBATLYXLYyVWJpcNL+b/c9SmB0xjxQ74NDR+w yokDRAVcjBKInZNEG0JHCMPY6TXiRvkdC4glYp1RwWsnG/etg1rvUfsERj+x0ZGUkACG 1ZQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770718356; x=1771323156; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=nLKoY351lPckoL8Rw1hfM5rSYnNnXA//kxjH/u8a+nA=; b=JEHGDyCPVVdxTH5yVIzlGceqpbdjSVpnpWXhnX/WfzRDfNgyBol+dYhqZyVrATf7Rc TNhA+4lhQxZ+2KdyBiO2Iw0pki5wydetpWj3on155pjN8WKySOnqG+VV0oYZAwYRLYSE dLp9JsccjvkOnpj1A7XXoJECHkY6VE5WwCuyN9jrofhFfch9jOnYqzwJtSce/LiXXRIq qk5eScQoGQiKIDoSylXyICWrNzf++CFMfB9xAyJOF7Ji6TVnUzFR/HwNdCk4BCGdr5RK sqgkGeiMyc6cHNSSAcnglFt8Lw6vBsca6q3QVM14u2Dz0H47xuOJMCCiT5cpTdPS22eY 0txQ== X-Forwarded-Encrypted: i=1; AJvYcCX1L+EL1L1/NvuVSq4yGoFwYXt0qJp3RDv08qrJrb6Kt8B17YuhxWBalW8uztQxwUNp/rfGki52yhgCvsM=@vger.kernel.org X-Gm-Message-State: AOJu0YxoVUnnksRi2xWhm1ZySKF02JnfcmgooZ1ndM9D+h5pM0qMMZF4 898xxN0YNRTNkhEOmkNgjNsf3+EFOFS3spRT6o4TaaJV5wc9eIe0BXWY1+GbcJYc+p3zHjlG20O swyxc+dBHFI1PZHzyQRbNxoLKd3BuNRJX0aNrVV8vzya9xsjxB9jvCmOsIAETnWATJOo= X-Gm-Gg: AZuq6aIkBz+H+BHKArIa5RfKJx0I1QDMqfvr+7pdh4d4E18pWRum0gd31OamwIxBef7 i2SAtsQzw94InhUk8KV07ylM4Hu9iEIf4SI/ArDwfgccmAMUjWioXkZIhxBfCIwiRLO7pMA60Ze IzM3NLwlmQaLSmqQJ9arF/uBi1gkXad4RlMQ3mJUIe3jd7yrUqWIpcVUZcScAo9dYVbQU0aICUg lDZ+1+cyPZVGrCvgVHtrcfYQH1aipjc+0zRhrsyHZO10dp5KAqNJZ/Zm1gVfTgulrdwWI7oW5+T 4vwvwfj4ixEmQTpIY/vNnOr6+9G8zFkKIu7+aiJjEBRguzylL2PWF2QnfOqrTID5nrbtpxfWMzy Cce6mFDRqPwOGeE+82Ei4fOCjIVHcXT/K9cHVjzF8ixVZ1kVefoc5eb2R X-Received: by 2002:a05:6a00:399c:b0:822:bd7:e94f with SMTP id d2e1a72fcca58-82441754ec6mr14095282b3a.53.1770718356471; Tue, 10 Feb 2026 02:12:36 -0800 (PST) X-Received: by 2002:a05:6a00:399c:b0:822:bd7:e94f with SMTP id d2e1a72fcca58-82441754ec6mr14095255b3a.53.1770718355945; Tue, 10 Feb 2026 02:12:35 -0800 (PST) Received: from hu-vjitta-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82441884b75sm14380940b3a.39.2026.02.10.02.12.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Feb 2026 02:12:35 -0800 (PST) From: Vijayanand Jitta To: robin.murphy@arm.com, will@kernel.org, joro@8bytes.org, robh@kernel.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, bjorn.andersson@oss.qualcomm.com, bod@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org, prakash.gupta@oss.qualcomm.com, vikash.garodia@oss.qualcomm.com Cc: iommu@lists.linux.dev, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Charan Teja Kalla , Vijayanand Jitta Subject: [PATCH v7 2/3] of: factor arguments passed to of_map_id() into a struct Date: Tue, 10 Feb 2026 15:41:56 +0530 Message-Id: <20260210101157.2145113-3-vijayanand.jitta@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com> References: <20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: km6NOiCXpCRYo-VRpO7y78RMz1sXAyyT X-Proofpoint-ORIG-GUID: km6NOiCXpCRYo-VRpO7y78RMz1sXAyyT X-Authority-Analysis: v=2.4 cv=YrIChoYX c=1 sm=1 tr=0 ts=698b0495 cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=ElOSpzbGmGz6VRiAvVQA:9 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjEwMDA4NCBTYWx0ZWRfX/xmp6WOe02k4 QpjddwgVjHQEbp7YrQuUK3hcCqOZ7vhZQ702uA9JwUmbUn5g6ObWZwieF0mjnoSYmS7vb6BsNwt tc3NT+O0nUZmokuyJ1iRPtgWHFqzOq8WtkOgGMdF837tuf6rHqiKG6+7U/CalhHotnLQffRb0w6 Nqyp2kEN6LIizcMm2amNGT7gjIFAStOcQ1s2lmVsxctKBnthXhVA85h7O0GO/1QWnHBVtpWbX7h AXbmN+dErzEf0FqwFDC2byduMjY+ymmgt6nI72oFDff91Czv/nhjwMG1NMuWt0mturiPCpU8MB8 pe0uLEYUo6zbGsCq1V9/IvWszZ5zZtQkdUtJ5PfbHGuEPTReS3P8y91CTmU+ftk4kZuOzkHj3aF AWECMHpKBSBWNgYh7zibEXiiCr40ucqLQyi2pW9zMApUflYis3nYHxPTlyDvXxmj2U9vMqcTo1o g+dhfawDN9VTs642WAw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-09_01,2026-02-09_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 bulkscore=0 adultscore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 priorityscore=1501 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602100084 Content-Type: text/plain; charset="utf-8" From: Charan Teja Kalla Introduce a new struct type where the optional arguments passed to of_map_id() are Currently embedded as of_phandle_args struct. Subsequent patches add additional arguments to the struct that the caller expects to be filled of_map_id(). Suggested-by: Rob Herring (Arm) Signed-off-by: Charan Teja Kalla Signed-off-by: Vijayanand Jitta --- drivers/iommu/of_iommu.c | 2 +- drivers/of/base.c | 37 +++++++++++++-------------- drivers/pci/controller/dwc/pci-imx6.c | 8 +++++- drivers/pci/controller/pcie-apple.c | 4 ++- drivers/xen/grant-dma-ops.c | 2 +- include/linux/of.h | 21 ++++++++++----- 6 files changed, 44 insertions(+), 30 deletions(-) diff --git a/drivers/iommu/of_iommu.c b/drivers/iommu/of_iommu.c index a511ecf21fcd..d255d0f58e8c 100644 --- a/drivers/iommu/of_iommu.c +++ b/drivers/iommu/of_iommu.c @@ -48,7 +48,7 @@ static int of_iommu_configure_dev_id(struct device_node *= master_np, struct of_phandle_args iommu_spec =3D { .args_count =3D 1 }; int err; =20 - err =3D of_map_iommu_id(master_np, *id, &iommu_spec.np, iommu_spec.args); + err =3D of_map_iommu_id(master_np, *id, &iommu_spec); if (err) return err; =20 diff --git a/drivers/of/base.c b/drivers/of/base.c index 57420806c1a2..6c3628255908 100644 --- a/drivers/of/base.c +++ b/drivers/of/base.c @@ -2102,8 +2102,11 @@ int of_find_last_cache_level(unsigned int cpu) * @id: device ID to map. * @map_name: property name of the map to use. * @map_mask_name: optional property name of the mask to use. - * @target: optional pointer to a target device node. - * @id_out: optional pointer to receive the translated ID. + * @arg: of_phandle_args structure, + * which includes: + * np: pointer to the target device node + * args_count: number of arguments + * args[]: array to receive the translated ID(s). * * Given a device ID, look up the appropriate implementation-defined * platform ID and/or the target device which receives transactions on that @@ -2117,21 +2120,21 @@ int of_find_last_cache_level(unsigned int cpu) */ int of_map_id(const struct device_node *np, u32 id, const char *map_name, const char *map_mask_name, - struct device_node **target, u32 *id_out) + struct of_phandle_args *arg) { u32 map_mask, masked_id; int map_len; const __be32 *map =3D NULL; =20 - if (!np || !map_name || (!target && !id_out)) + if (!np || !map_name || !arg) return -EINVAL; =20 map =3D of_get_property(np, map_name, &map_len); if (!map) { - if (target) + if (arg->np) return -ENODEV; /* Otherwise, no map implies no translation */ - *id_out =3D id; + arg->args[0] =3D id; return 0; } =20 @@ -2173,18 +2176,15 @@ int of_map_id(const struct device_node *np, u32 id, if (!phandle_node) return -ENODEV; =20 - if (target) { - if (*target) - of_node_put(phandle_node); - else - *target =3D phandle_node; + if (arg->np) + of_node_put(phandle_node); + else + arg->np =3D phandle_node; =20 - if (*target !=3D phandle_node) - continue; - } + if (arg->np !=3D phandle_node) + continue; =20 - if (id_out) - *id_out =3D masked_id - id_base + out_base; + arg->args[0] =3D masked_id - id_base + out_base; =20 pr_debug("%pOF: %s, using mask %08x, id-base: %08x, out-base: %08x, leng= th: %08x, id: %08x -> %08x\n", np, map_name, map_mask, id_base, out_base, @@ -2193,11 +2193,10 @@ int of_map_id(const struct device_node *np, u32 id, } =20 pr_info("%pOF: no %s translation for id 0x%x on %pOF\n", np, map_name, - id, target && *target ? *target : NULL); + id, arg->np ? arg->np : NULL); =20 /* Bypasses translation */ - if (id_out) - *id_out =3D id; + arg->args[0] =3D id; return 0; } EXPORT_SYMBOL_GPL(of_map_id); diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller= /dwc/pci-imx6.c index bff8289f804a..74fc603b3f84 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -1139,12 +1139,18 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie = *imx_pcie, u32 rid) { struct device *dev =3D imx_pcie->pci->dev; struct device_node *target; + struct of_phandle_args iommu_spec =3D { .args_count =3D 1 }; u32 sid_i, sid_m; int err_i, err_m; u32 sid =3D 0; =20 target =3D NULL; - err_i =3D of_map_iommu_id(dev->of_node, rid, &target, &sid_i); + err_i =3D of_map_iommu_id(dev->of_node, rid, &iommu_spec); + if (!err_i) { + target =3D iommu_spec.np; + sid_i =3D iommu_spec.args[0]; + } + if (target) { of_node_put(target); } else { diff --git a/drivers/pci/controller/pcie-apple.c b/drivers/pci/controller/p= cie-apple.c index a0937b7b3c4d..e1d4b37d200d 100644 --- a/drivers/pci/controller/pcie-apple.c +++ b/drivers/pci/controller/pcie-apple.c @@ -755,6 +755,7 @@ static int apple_pcie_enable_device(struct pci_host_bri= dge *bridge, struct pci_d { u32 sid, rid =3D pci_dev_id(pdev); struct apple_pcie_port *port; + struct of_phandle_args iommu_spec =3D { .args_count =3D 1 }; int idx, err; =20 port =3D apple_pcie_get_port(pdev); @@ -764,10 +765,11 @@ static int apple_pcie_enable_device(struct pci_host_b= ridge *bridge, struct pci_d dev_dbg(&pdev->dev, "added to bus %s, index %d\n", pci_name(pdev->bus->self), port->idx); =20 - err =3D of_map_iommu_id(port->pcie->dev->of_node, rid, NULL, &sid); + err =3D of_map_iommu_id(port->pcie->dev->of_node, rid, &iommu_spec); if (err) return err; =20 + sid =3D iommu_spec.args[0]; mutex_lock(&port->pcie->lock); =20 idx =3D bitmap_find_free_region(port->sid_map, port->sid_map_sz, 0); diff --git a/drivers/xen/grant-dma-ops.c b/drivers/xen/grant-dma-ops.c index 1b7696b2d762..5f1d6540049a 100644 --- a/drivers/xen/grant-dma-ops.c +++ b/drivers/xen/grant-dma-ops.c @@ -325,7 +325,7 @@ static int xen_dt_grant_init_backend_domid(struct devic= e *dev, struct pci_dev *pdev =3D to_pci_dev(dev); u32 rid =3D PCI_DEVID(pdev->bus->number, pdev->devfn); =20 - if (of_map_iommu_id(np, rid, &iommu_spec.np, iommu_spec.args)) { + if (of_map_iommu_id(np, rid, &iommu_spec)) { dev_dbg(dev, "Cannot translate ID\n"); return -ESRCH; } diff --git a/include/linux/of.h b/include/linux/of.h index 824649867810..9d72d76f909d 100644 --- a/include/linux/of.h +++ b/include/linux/of.h @@ -463,7 +463,7 @@ bool of_console_check(const struct device_node *dn, cha= r *name, int index); =20 int of_map_id(const struct device_node *np, u32 id, const char *map_name, const char *map_mask_name, - struct device_node **target, u32 *id_out); + struct of_phandle_args *arg); =20 phys_addr_t of_dma_get_max_cpu_address(struct device_node *np); =20 @@ -929,7 +929,7 @@ static inline void of_property_clear_flag(struct proper= ty *p, unsigned long flag =20 static inline int of_map_id(const struct device_node *np, u32 id, const char *map_name, const char *map_mask_name, - struct device_node **target, u32 *id_out) + struct of_phandle_args *arg) { return -EINVAL; } @@ -1458,17 +1458,24 @@ static inline int of_property_read_s32(const struct= device_node *np, } =20 static inline int of_map_iommu_id(const struct device_node *np, u32 id, - struct device_node **target, u32 *id_out) + struct of_phandle_args *arg) { - return of_map_id(np, id, "iommu-map", "iommu-map-mask", - target, id_out); + return of_map_id(np, id, "iommu-map", "iommu-map-mask", arg); } =20 static inline int of_map_msi_id(const struct device_node *np, u32 id, struct device_node **target, u32 *id_out) { - return of_map_id(np, id, "msi-map", "msi-map-mask", - target, id_out); + struct of_phandle_args msi_spec =3D { .np =3D *target, .args_count =3D 1 = }; + int ret; + + ret =3D of_map_id(np, id, "msi-map", "msi-map-mask", &msi_spec); + if (!ret) { + *target =3D msi_spec.np; + *id_out =3D msi_spec.args[0]; + } + + return ret; } =20 #define of_for_each_phandle(it, err, np, ln, cn, cc) \ --=20 2.34.1 From nobody Wed Feb 11 03:24:35 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 12F4434A786 for ; Tue, 10 Feb 2026 10:12:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770718366; cv=none; b=DLSUtJ6Sqhrcu+TISFaGrW+zP2CCzRYSQGCQ/gPezehE8RUHOoHWrVVr38EwvfOJOPMD6iLOrKEq8SHs+j/kdWc5z/kvmmTAmeFxFVha/nS2/I12r2tsGCK4kwVj1HawPfDpL1JfbfnrMV7YPA5WPnIOhn31QDBtiGHb8ks/TsA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770718366; c=relaxed/simple; bh=KhYoy59fUOTm+5d7kVEFeRmtrhESQxj0OSJ/tMHru5s=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=EeYFa0fNVWZ728AqQuOHQd246C06HsrdXQj9J7DJ1E/jrKqf8GaohuGE7T0JRhGrg/Vtt+9ZJ8A+DucqJ1gXK6L5G93CK/8gX8+OE/AuiU9P0PV0pydJw4fN3FqsRSV33EaJ17e8YVtca3Vpa8rLJCdlgnKGnZARdVSay2Xb4ik= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Kfy+zMf9; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=KerWZpJf; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Kfy+zMf9"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="KerWZpJf" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61A6J4573436750 for ; Tue, 10 Feb 2026 10:12:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=/bweSHaD2R2 QwumX9pHEOQfXBYHAiY8r/k8oYTXiWAU=; b=Kfy+zMf90JSITdAk7xhYorU6j0Y /0DE5jx3YLaRNT+xRD0jj8ko9FOjhchsMhkrRZKuwr5EEfU73C1aM40HiIvug1M0 uFKSZPBdDbLDg37ZlvqzfZ0MkcpziLF62u3ljzhqEBVTF0k/9+MwWpFXkGBokI6t MgxhBc5myZ69JlGWNaM+aFLNfypOVMlZYOA/zOowLfce9Nj86P1yoFX6jNm32w4l enNqMb/4rgyIjOzWQRGznlQHkftwCaqxgHjaUnebuERfgqmBGFIhfi+tz5b+gD6o dScdBFfQmrbYvHdCO5ezv/bxPxgoA4PD9QuzpeW4iQWGjC+C1ZF2Sc8cECw== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c7fevbxjg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 10 Feb 2026 10:12:43 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-82442b44d94so2377686b3a.2 for ; Tue, 10 Feb 2026 02:12:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1770718363; x=1771323163; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/bweSHaD2R2QwumX9pHEOQfXBYHAiY8r/k8oYTXiWAU=; b=KerWZpJf84r2h+6AZTmdpRPwOH1X04RhczwVKBPfwFMoHJkm9/9fiR+bPowlhgs6BS b7DTraps8uMS6vIOr6Rv0M8T2nv1ar7EZhl3DvAyGSU6Mm3AjiBgUWUVvkDcrYZkfghQ 2wBxA9ayaRq0vLkFqwXiMsWbkJ6kRth45YrIJ4h5Haw5f4lbCkpEXvRTlbwMOIAxb7ZF MJJIrDFQvSQZ86DQRJWNhQAORHLvc5H51hq9RFghdqYFjkNHconTDwFukE7sd3fBDRja 2rxpfBsD6tHy08rtAzQETZ0b+wPZObfZznRBGDGPurtdD3a2Y6Gh8D3uDq6uTL6eKIGD Ib6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770718363; x=1771323163; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/bweSHaD2R2QwumX9pHEOQfXBYHAiY8r/k8oYTXiWAU=; b=wcXITSCc3/DrAqyxjnQiVuR1tpCjY4ilMcRDIE/0CiK9qRFntdhLhAhPW4jULYuV/z 9KQEG6p3F20BZGyudtEm8EyTcgAhVWbP7P/XrzfTCHw2M/0Bw0SZqzI8LzfSiTWJgVvD kJpOgbRElpIbNdXzIX1yfJ5TarheUvQIN4SjiJHV4GAV3S5EzY/PVUmJDOYvIbJlUbzO JH5XD2Tvxnz0mqZVzypzo2BlRjILcLVDBee9rrEfpTuTYwaYOvBP6ZLQaxQxnV4W1Lz9 wj900ZRlGhB6FJlW4RlK0bqOBjUc8WbIeyvxCqOenM/LYR5igL9xsk0VX7sOucBcKlmW Z7CQ== X-Forwarded-Encrypted: i=1; AJvYcCXTDFq0j5oGUiABPaZ7uXFIJYdpoeRwcUxNWreQwW/DngxOoDl8G41rnar1mAtQZrhCtrUO4aYN5sT3ap4=@vger.kernel.org X-Gm-Message-State: AOJu0YzLBFRShLAsExOAVvoPyRlxGogwvfDT4Bp+knLtgVq6Rur97fOh nEHyPxT/gVTzPghELnB9DSH7QQjayHrvqCabkxqRxtnpNm14ZH52eVxjzPWuN9WespdZKKWux4p Ad2DvX82KyejrBI9ar8H7vwLz08GPDRE3LTZUk0stXlhTprY3m7HkGta632SEuyBPHks= X-Gm-Gg: AZuq6aK2CE9Hs9DDju4WIU8PB2AMM5cdia7u1eu3BCPqoi6qpKDN5m6QDgrUg2bpJua SzMA6yRcVcs2ICW7c5uNb3nnriKOQ1qv+KNleS3Sx1ZJitfnLc6L8ZlAWR89CSe8B1k3xTKKLwQ fYIiysjeJcXVU3gJUmRgWQMDBnrHV7uH+a5Gv2dHuJYo5uFHDSu5QEYYzSyrazXKkULL1oxjdF/ 7rZTc36Avyct8BudYyH9nWYHy9FyMSTlsdIyoSwrIROyGBBDLx8I9frNIl5sdKuky9O/F+iz5sS 8deoaUyPBXqE2BGoWa1I+IK9UbMGyj+sUWSgERWYnmOpOSJTLu99kpnZN22T+K7Dl8lhyt33tM3 KG00WmfuA5twIICHH4js4BC556Gy0QgWQwQheuE9dL7wNAr3DmdizampN X-Received: by 2002:a05:6a00:4fc8:b0:824:1ab7:f02f with SMTP id d2e1a72fcca58-824417b12d6mr12955645b3a.65.1770718362585; Tue, 10 Feb 2026 02:12:42 -0800 (PST) X-Received: by 2002:a05:6a00:4fc8:b0:824:1ab7:f02f with SMTP id d2e1a72fcca58-824417b12d6mr12955608b3a.65.1770718362074; Tue, 10 Feb 2026 02:12:42 -0800 (PST) Received: from hu-vjitta-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82441884b75sm14380940b3a.39.2026.02.10.02.12.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Feb 2026 02:12:41 -0800 (PST) From: Vijayanand Jitta To: robin.murphy@arm.com, will@kernel.org, joro@8bytes.org, robh@kernel.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, bjorn.andersson@oss.qualcomm.com, bod@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org, prakash.gupta@oss.qualcomm.com, vikash.garodia@oss.qualcomm.com Cc: iommu@lists.linux.dev, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Charan Teja Kalla , Vijayanand Jitta Subject: [PATCH v7 3/3] of: Respect #{iommu,msi}-cells in maps Date: Tue, 10 Feb 2026 15:41:57 +0530 Message-Id: <20260210101157.2145113-4-vijayanand.jitta@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com> References: <20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: gOV86Qb59lhRlkdb0-BReuHzhR6B3mwv X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjEwMDA4NCBTYWx0ZWRfX0IyecznP1FmI HPdLRThzAl2Xzo4hgD1UtKAcoc73jX4JWUoX1WUbasNz1Spp2sG6ZLxwqaaRmu671y5t6S8kGiL Qgk/kPs2dh76p1vA4pOhOIg5RCM5Jf/pz2z5nLCsoHV8CwKKadjppBpFwHaxeh1XlOBgEHlV09c dLNPzVRfxzlpPx7xx6o9TEMDgr8iXBcUL0Jf0G3ajusJzpha5ZDhTwLb9D+5dMcXpWF7dSP8cKa JFqbID1pEmpnvi2SJL4Vp/WkRzMpCz809yW3FKWsIBxvpG61+tz1HLAjWr4prXpsOKldIapq4Wh 8O8LCVZ3fD5NETzarRvxsuncVrEF9FZFnpdkamcKUJ7LJKZST3nNqwecneYOVPx+DSxcz3UBz1V vuMQM6PuaBGA3tiKDNnCWdqqkOzjt+t3WvXODW2yxmUyREbpTDQsJSjdQ1rFa+taF+ijYirdJq2 52JTMs3RC+PSaV2srmw== X-Authority-Analysis: v=2.4 cv=F6Rat6hN c=1 sm=1 tr=0 ts=698b049b cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=7CQSdrXTAAAA:8 a=EUspDBNiAAAA:8 a=wJGdY9mNwEi-N7fqGJcA:9 a=OpyuDcXvxspvyRM73sMx:22 a=a-qgeE7W1pNrGK8U0ZQC:22 X-Proofpoint-GUID: gOV86Qb59lhRlkdb0-BReuHzhR6B3mwv X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-09_01,2026-02-09_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 priorityscore=1501 phishscore=0 suspectscore=0 malwarescore=0 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602100084 Content-Type: text/plain; charset="utf-8" From: Robin Murphy So far our parsing of {iommu,msi}-map properites has always blindly asusmed that the output specifiers will always have exactly 1 cell. This typically does happen to be the case, but is not actually enforced (and the PCI msi-map binding even explicitly states support for 0 or 1 cells) - as a result we've now ended up with dodgy DTs out in the field which depend on this behaviour to map a 1-cell specifier for a 2-cell provider, despite that being bogus per the bindings themselves. Since there is some potential use in being able to map at least single input IDs to multi-cell output specifiers (and properly support 0-cell outputs as well), add support for properly parsing and using the target nodes' #cells values, albeit with the unfortunate complication of still having to work around expectations of the old behaviour too. Since there are multi-cell output specifiers, the callers of of_map_id() may need to get the exact cell output value for further processing. Added support for that part --charan Signed-off-by: Robin Murphy Signed-off-by: Charan Teja Kalla Signed-off-by: Vijayanand Jitta --- drivers/iommu/of_iommu.c | 2 +- drivers/of/base.c | 117 +++++++++++++++++++++++++++++++-------- include/linux/of.h | 16 +++--- 3 files changed, 102 insertions(+), 33 deletions(-) diff --git a/drivers/iommu/of_iommu.c b/drivers/iommu/of_iommu.c index d255d0f58e8c..a18bb60f6f3d 100644 --- a/drivers/iommu/of_iommu.c +++ b/drivers/iommu/of_iommu.c @@ -45,7 +45,7 @@ static int of_iommu_configure_dev_id(struct device_node *= master_np, struct device *dev, const u32 *id) { - struct of_phandle_args iommu_spec =3D { .args_count =3D 1 }; + struct of_phandle_args iommu_spec =3D {}; int err; =20 err =3D of_map_iommu_id(master_np, *id, &iommu_spec); diff --git a/drivers/of/base.c b/drivers/of/base.c index 6c3628255908..596bcf993dcb 100644 --- a/drivers/of/base.c +++ b/drivers/of/base.c @@ -2096,11 +2096,38 @@ int of_find_last_cache_level(unsigned int cpu) return cache_level; } =20 +/* + * Some DTs have an iommu-map targeting a 2-cell IOMMU node while + * specifying only 1 cell. Fortunately they all consist of value '1' + * as the 2nd cell entry with the same target, so check for that pattern. + * + * Example: + * IOMMU node: + * #iommu-cells =3D <2>; + * + * Device node: + * iommu-map =3D <0x0000 &smmu 0x0000 0x1>, + * <0x0100 &smmu 0x0100 0x1>; + */ +static bool of_check_bad_map(const __be32 *map, int len) +{ + __be32 phandle =3D map[1]; + + if (len % 4) + return false; + for (int i =3D 0; i < len; i +=3D 4) { + if (map[i + 1] !=3D phandle || map[i + 3] !=3D cpu_to_be32(1)) + return false; + } + return true; +} + /** * of_map_id - Translate an ID through a downstream mapping. * @np: root complex device node. * @id: device ID to map. * @map_name: property name of the map to use. + * @cells_name: property name of target specifier cells. * @map_mask_name: optional property name of the mask to use. * @arg: of_phandle_args structure, * which includes: @@ -2118,18 +2145,19 @@ int of_find_last_cache_level(unsigned int cpu) * * Return: 0 on success or a standard error code on failure. */ -int of_map_id(const struct device_node *np, u32 id, - const char *map_name, const char *map_mask_name, - struct of_phandle_args *arg) +int of_map_id(const struct device_node *np, u32 id, const char *map_name, + const char *cells_name, const char *map_mask_name, + struct of_phandle_args *arg) { u32 map_mask, masked_id; - int map_len; + int map_bytes, map_len, offset =3D 0; + bool bad_map =3D false; const __be32 *map =3D NULL; =20 if (!np || !map_name || !arg) return -EINVAL; =20 - map =3D of_get_property(np, map_name, &map_len); + map =3D of_get_property(np, map_name, &map_bytes); if (!map) { if (arg->np) return -ENODEV; @@ -2138,11 +2166,9 @@ int of_map_id(const struct device_node *np, u32 id, return 0; } =20 - if (!map_len || map_len % (4 * sizeof(*map))) { - pr_err("%pOF: Error: Bad %s length: %d\n", np, - map_name, map_len); - return -EINVAL; - } + if (map_bytes % sizeof(*map)) + goto err_map_len; + map_len =3D map_bytes / sizeof(*map); =20 /* The default is to select all bits. */ map_mask =3D 0xffffffff; @@ -2155,27 +2181,63 @@ int of_map_id(const struct device_node *np, u32 id, of_property_read_u32(np, map_mask_name, &map_mask); =20 masked_id =3D map_mask & id; - for ( ; map_len > 0; map_len -=3D 4 * sizeof(*map), map +=3D 4) { + + while (offset < map_len) { struct device_node *phandle_node; - u32 id_base =3D be32_to_cpup(map + 0); - u32 phandle =3D be32_to_cpup(map + 1); - u32 out_base =3D be32_to_cpup(map + 2); - u32 id_len =3D be32_to_cpup(map + 3); + u32 id_base, phandle, id_len, id_off, cells =3D 0; + const __be32 *out_base; + + if (map_len - offset < 2) + goto err_map_len; + + id_base =3D be32_to_cpup(map + offset); =20 if (id_base & ~map_mask) { - pr_err("%pOF: Invalid %s translation - %s-mask (0x%x) ignores id-base (= 0x%x)\n", - np, map_name, map_name, - map_mask, id_base); + pr_err("%pOF: Invalid %s translation - %s (0x%x) ignores id-base (0x%x)= \n", + np, map_name, map_mask_name, map_mask, id_base); return -EFAULT; } =20 - if (masked_id < id_base || masked_id >=3D id_base + id_len) - continue; - + phandle =3D be32_to_cpup(map + offset + 1); phandle_node =3D of_find_node_by_phandle(phandle); if (!phandle_node) return -ENODEV; =20 + if (!bad_map && of_property_read_u32(phandle_node, cells_name, &cells)) { + pr_err("%pOF: missing %s property\n", phandle_node, cells_name); + return -EINVAL; + } + + if (map_len - offset < 3 + cells) + goto err_map_len; + + if (offset =3D=3D 0 && cells =3D=3D 2) { + bad_map =3D of_check_bad_map(map, map_len); + if (bad_map) { + pr_warn_once("%pOF: %s mismatches target %s, assuming extra cell of 0\= n", + np, map_name, cells_name); + cells =3D 1; + } + } + + out_base =3D map + offset + 2; + offset +=3D 3 + cells; + + id_len =3D be32_to_cpup(map + offset - 1); + if (id_len > 1 && cells > 1) { + /* + * With 1 output cell we reasonably assume its value + * has a linear relationship to the input; with more, + * we'd need help from the provider to know what to do. + */ + pr_err("%pOF: Unsupported %s - cannot handle %d-ID range with %d-cell o= utput specifier\n", + np, map_name, id_len, cells); + return -EINVAL; + } + id_off =3D masked_id - id_base; + if (masked_id < id_base || id_off >=3D id_len) + continue; + if (arg->np) of_node_put(phandle_node); else @@ -2184,11 +2246,14 @@ int of_map_id(const struct device_node *np, u32 id, if (arg->np !=3D phandle_node) continue; =20 - arg->args[0] =3D masked_id - id_base + out_base; + for (int i =3D 0; i < cells; i++) + arg->args[i] =3D (id_off + be32_to_cpu(out_base[i])); + + arg->args_count =3D cells; =20 pr_debug("%pOF: %s, using mask %08x, id-base: %08x, out-base: %08x, leng= th: %08x, id: %08x -> %08x\n", - np, map_name, map_mask, id_base, out_base, - id_len, id, masked_id - id_base + out_base); + np, map_name, map_mask, id_base, be32_to_cpup(out_base), + id_len, id, id_off + be32_to_cpup(out_base)); return 0; } =20 @@ -2198,5 +2263,9 @@ int of_map_id(const struct device_node *np, u32 id, /* Bypasses translation */ arg->args[0] =3D id; return 0; + +err_map_len: + pr_err("%pOF: Error: Bad %s length: %d\n", np, map_name, map_bytes); + return -EINVAL; } EXPORT_SYMBOL_GPL(of_map_id); diff --git a/include/linux/of.h b/include/linux/of.h index 9d72d76f909d..5b5b5dc2d3f3 100644 --- a/include/linux/of.h +++ b/include/linux/of.h @@ -461,9 +461,9 @@ const char *of_prop_next_string(const struct property *= prop, const char *cur); =20 bool of_console_check(const struct device_node *dn, char *name, int index); =20 -int of_map_id(const struct device_node *np, u32 id, - const char *map_name, const char *map_mask_name, - struct of_phandle_args *arg); +int of_map_id(const struct device_node *np, u32 id, const char *map_name, + const char *cells_name, const char *map_mask_name, + struct of_phandle_args *arg); =20 phys_addr_t of_dma_get_max_cpu_address(struct device_node *np); =20 @@ -927,9 +927,9 @@ static inline void of_property_clear_flag(struct proper= ty *p, unsigned long flag { } =20 -static inline int of_map_id(const struct device_node *np, u32 id, - const char *map_name, const char *map_mask_name, - struct of_phandle_args *arg) +static inline int of_map_id(const struct device_node *np, u32 id, const ch= ar *map_name, + const char *cells_name, const char *map_mask_name, + struct of_phandle_args *arg) { return -EINVAL; } @@ -1460,7 +1460,7 @@ static inline int of_property_read_s32(const struct d= evice_node *np, static inline int of_map_iommu_id(const struct device_node *np, u32 id, struct of_phandle_args *arg) { - return of_map_id(np, id, "iommu-map", "iommu-map-mask", arg); + return of_map_id(np, id, "iommu-map", "#iommu-cells", "iommu-map-mask", a= rg); } =20 static inline int of_map_msi_id(const struct device_node *np, u32 id, @@ -1469,7 +1469,7 @@ static inline int of_map_msi_id(const struct device_n= ode *np, u32 id, struct of_phandle_args msi_spec =3D { .np =3D *target, .args_count =3D 1 = }; int ret; =20 - ret =3D of_map_id(np, id, "msi-map", "msi-map-mask", &msi_spec); + ret =3D of_map_id(np, id, "msi-map", "#msi-cells", "msi-map-mask", &msi_s= pec); if (!ret) { *target =3D msi_spec.np; *id_out =3D msi_spec.args[0]; --=20 2.34.1