From nobody Mon Feb 9 11:04:54 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B86203D902B for ; Fri, 6 Feb 2026 17:29:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770398954; cv=none; b=TWJdSyEhTwfJncHra7AmiWMAr9eqIBNbyMVlcdxoY/BvI0TMkncJ7imKpcLnqsW9ak4/A0q+wAsEjzIrQ5OQ6blk1CvBVmkK5poR1fNaQR3VU+DnqXPqKz9DkbHBYmTyUH7ABOaqgbrvmqejT5zu84uLym3yFui2VP4xMeCua7Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770398954; c=relaxed/simple; bh=zo3qgbBbFWF30eK7I25eO1l+g4Zmu3OeutXGZXBp6hE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mNO+rtWSpEz0O5leMdjl/2WKmNWC2JynVUqvGzcZz0KYTPPPxKNTSbnZUJ8Z98tFCYH04yA0HEMB10gJrykkDdXqFPOCSJYd/OLoNJNsgvQIDP8srGmDtrj3H6O8uGTk26q9zdBV0bxxohwlwr0m1plAiyYi5byNG2C2xeUz7pQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=d6Zuzn2H; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="d6Zuzn2H" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-480142406b3so19227045e9.1 for ; Fri, 06 Feb 2026 09:29:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770398952; x=1771003752; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0Jf5C8PE1lxuMTJXxYUiUAeT9CSKhU2v7EHDew7zpbQ=; b=d6Zuzn2HzAOiLY+ZKxPnarcco46nK/E8EUiZChtYskp3kbj+GrKObGUx7An95FvXJ4 W/EU7qZCBPxAZS7q4KfAvqZXBZAx5t3J4iffX+lcVFaaV9/h4PWnLSv7R6zyMCQnBua4 PoJ3jBi5PD9Qt9hmooiq2/sZKLqn49zc5j1+BpyRlk5E8/77d/IxfhPAyIRVYNwkbtGg 6D3m56jgzLnw1pAmRS9tOnJP3VS5whOENlka4p4qxZLX4y6Iar4ohlQjzQmGwARPV41A tLEGWa2lQNfllyXGmb3/VzVEtKGu/gpVbswKF49ftJX9T+umDIygnFROPep0981pfxkK rFYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770398952; x=1771003752; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=0Jf5C8PE1lxuMTJXxYUiUAeT9CSKhU2v7EHDew7zpbQ=; b=EbD9ttlVUnk3NH5BcK/nPG4kP6m0ocVMMCog3QUSAU8i47QHKo5q8TOI6F5+6UZxY3 +6KP7NsFqlIOyJqSvY4FVMlY3stKuqlnmVPjgz385hhXt6LJqXOZKpJEupHRBgMD+8ra xDpOh+9YQW3uZJZ0Wdb/ck+SM+lS2hYopgVsKET6HnYOalr4AbBUoX0QTUzZHWiqEg6u k5wYN6RuCjYjhI/nWuLKD+ooiTzXZwYjeqjOCrzc1SqppggDFPFgeiCvBhut8N/PDhQF 1+vMO6sKhdYi+DvNaltlRZZ0MFqzt+cXgTVQS4m7NixAvBSAKNLQks+lDDj87toqhC5a uc9Q== X-Forwarded-Encrypted: i=1; AJvYcCXZT/6MuIloDYbfWBJ+Ix3cWj6HmNULpaDpCaW7k06kPw8BbF+gniTmi3bIEy6kM1GACoVtlURZyqN0Uiw=@vger.kernel.org X-Gm-Message-State: AOJu0Yyz/bZWkmPzZX0ihjRk2ftLUuxPgWpYQvuulyxkDM5JonSm5o1m tN84RBhj39gBp1J0jEAQL6t7cuYYjJwq7fBBWJiQlnzFN1YioLnLesNL X-Gm-Gg: AZuq6aJTXLf4aJf+u3+w0aymdn4kRq5ZCKbkVRQTBgFeySqZGUVYqtC5xTFwekidtst 9SEx0bz+9w1ZSs3GYtbwrEvjlgn/+ynVdHhuJjvwfX2fDywhRYOgL9kPb2ROsEYPKNIYC5XsNra m+WigVT6ajSz5n1YtA/pGQ6TqXl1Ihd3DdvzlrehzIbjLzhou9a9OZplodgsAvtRUlldY2fHz7q NuUa1ZduAApNlybebh1/fYhL3+YMoikySf2Dy+XYz3XztYc/VekCYlNcCFmvf+F5sM5S4v2RrqZ 2X7/b5sMWDNN151+nRCspGD4o9IoFkpmCRHjXRYCKhAAM7oQG5fLMLE+5NCVHNcnm3IqLG7V6ch s7wye+6xyK0PHJA+d5WO8f+Ki44fEtSiJoqB1KCTQlTGlqzPogvu7TtkvcJGV3/EB3DJhFyFU8d DE X-Received: by 2002:a05:600c:5488:b0:480:1e8f:d15f with SMTP id 5b1f17b1804b1-483201d5fa2mr48469135e9.2.1770398952010; Fri, 06 Feb 2026 09:29:12 -0800 (PST) Received: from xeon ([188.163.112.49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43629734268sm6846033f8f.24.2026.02.06.09.29.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Feb 2026 09:29:11 -0800 (PST) From: Svyatoslav Ryhel To: Jonathan Cameron , David Lechner , =?UTF-8?q?Nuno=20S=C3=A1?= , Andy Shevchenko , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dmitry Torokhov , Lee Jones , Pavel Machek , Liam Girdwood , Mark Brown , Svyatoslav Ryhel , Dixit Parmar , Tony Lindgren Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org, linux-leds@vger.kernel.org Subject: [PATCH v2 03/11] regulator: cpcap-regulator: add support for Mot regulators Date: Fri, 6 Feb 2026 19:28:37 +0200 Message-ID: <20260206172845.145407-4-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260206172845.145407-1-clamor95@gmail.com> References: <20260206172845.145407-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for regulator set used in Motorola Mot board, used as a base for Atrix 4G and Droid X2 smartphones. Signed-off-by: Svyatoslav Ryhel --- drivers/regulator/cpcap-regulator.c | 105 ++++++++++++++++++++++++++++ 1 file changed, 105 insertions(+) diff --git a/drivers/regulator/cpcap-regulator.c b/drivers/regulator/cpcap-= regulator.c index 6958d154442b..63f5c90ddf50 100644 --- a/drivers/regulator/cpcap-regulator.c +++ b/drivers/regulator/cpcap-regulator.c @@ -261,6 +261,30 @@ static const struct regulator_ops cpcap_regulator_ops = =3D { }; =20 static const unsigned int unknown_val_tbl[] =3D { 0, }; +static const unsigned int sw_mot_val_tbl[] =3D { 600000, 612500, 625000, + 637500, 650000, 662500, + 675000, 687500, 700000, + 712500, 725000, 737500, + 750000, 762500, 775000, + 787500, 800000, 812500, + 825000, 837500, 850000, + 862500, 875000, 887500, + 900000, 912500, 925000, + 937500, 950000, 962500, + 975000, 987500, 1000000, + 1012500, 1025000, 1037500, + 1050000, 1062500, 1075000, + 1087500, 1100000, 1112500, + 1125000, 1137500, 1150000, + 1162500, 1175000, 1187500, + 1200000, 1212500, 1225000, + 1237500, 1250000, 1262500, + 1275000, 1287500, 1300000, + 1312500, 1325000, 1337500, + 1350000, 1362500, 1375000, + 1387500, 1400000, 1412500, + 1425000, 1437500, 1450000, + 1462500, 1475000, }; static const unsigned int sw2_sw4_val_tbl[] =3D { 612500, 625000, 637500, 650000, 662500, 675000, 687500, 700000, 712500, @@ -284,6 +308,7 @@ static const unsigned int sw2_sw4_val_tbl[] =3D { 61250= 0, 625000, 637500, 1362500, 1375000, 1387500, 1400000, 1412500, 1425000, 1437500, 1450000, 1462500, }; +static const unsigned int sw3_val_tbl[] =3D { 1350000, 1800000, 1850000, 1= 875000, }; static const unsigned int sw5_val_tbl[] =3D { 0, 5050000, }; static const unsigned int vcam_val_tbl[] =3D { 2600000, 2700000, 2800000, 2900000, }; @@ -402,6 +427,82 @@ static const struct cpcap_regulator omap4_regulators[]= =3D { { /* sentinel */ }, }; =20 +static const struct cpcap_regulator mot_regulators[] =3D { + CPCAP_REG(SW1, CPCAP_REG_S1C1, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW1_SEL, sw_mot_val_tbl, + 0x6f00, 0x7f, 0x6800, 0, 0), + CPCAP_REG(SW2, CPCAP_REG_S2C1, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW2_SEL, sw_mot_val_tbl, + 0x6f00, 0x7f, 0x4804, 0, 0), + CPCAP_REG(SW3, CPCAP_REG_S3C, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW3_SEL, sw3_val_tbl, + 0x578, 0x3, 0x043c, 0, 0), + CPCAP_REG(SW4, CPCAP_REG_S4C1, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW4_SEL, sw_mot_val_tbl, + 0x6f00, 0x7f, 0x4909, 0, 0), + CPCAP_REG(SW5, CPCAP_REG_S5C, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW5_SEL, sw5_val_tbl, + 0x28, 0, 0x20, 0, 0), + CPCAP_REG(SW6, CPCAP_REG_S6C, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW6_SEL, unknown_val_tbl, + 0, 0, 0, 0, 0), + CPCAP_REG(VCAM, CPCAP_REG_VCAMC, CPCAP_REG_ASSIGN2, + CPCAP_BIT_VCAM_SEL, vcam_val_tbl, + 0x87, 0x30, 0x7, 0, 420), + CPCAP_REG(VCSI, CPCAP_REG_VCSIC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VCSI_SEL, vcsi_val_tbl, + 0x47, 0x10, 0x7, 0, 350), + CPCAP_REG(VDAC, CPCAP_REG_VDACC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VDAC_SEL, vdac_val_tbl, + 0x87, 0x30, 0x0, 0, 420), + CPCAP_REG(VDIG, CPCAP_REG_VDIGC, CPCAP_REG_ASSIGN2, + CPCAP_BIT_VDIG_SEL, vdig_val_tbl, + 0x87, 0x30, 0x0, 0, 420), + CPCAP_REG(VFUSE, CPCAP_REG_VFUSEC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VFUSE_SEL, vfuse_val_tbl, + 0xa0, 0xf, 0x0, 0, 420), + CPCAP_REG(VHVIO, CPCAP_REG_VHVIOC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VHVIO_SEL, vhvio_val_tbl, + 0x17, 0, 0x2, 0, 0), + CPCAP_REG(VSDIO, CPCAP_REG_VSDIOC, CPCAP_REG_ASSIGN2, + CPCAP_BIT_VSDIO_SEL, vsdio_val_tbl, + 0x87, 0x38, 0x2, 0, 420), + CPCAP_REG(VPLL, CPCAP_REG_VPLLC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VPLL_SEL, vpll_val_tbl, + 0x47, 0x18, 0x1, 0, 420), + CPCAP_REG(VRF1, CPCAP_REG_VRF1C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VRF1_SEL, vrf1_val_tbl, + 0xac, 0x2, 0, 0, 10), + CPCAP_REG(VRF2, CPCAP_REG_VRF2C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VRF2_SEL, vrf2_val_tbl, + 0x23, 0x8, 0, 0, 10), + CPCAP_REG(VRFREF, CPCAP_REG_VRFREFC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VRFREF_SEL, vrfref_val_tbl, + 0x23, 0x8, 0, 0, 420), + CPCAP_REG(VWLAN1, CPCAP_REG_VWLAN1C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VWLAN1_SEL, vwlan1_val_tbl, + 0x47, 0x10, 0x5, 0, 420), + CPCAP_REG(VWLAN2, CPCAP_REG_VWLAN2C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VWLAN2_SEL, vwlan2_val_tbl, + 0x20c, 0xc0, 0xd, 0, 420), + CPCAP_REG(VSIM, CPCAP_REG_VSIMC, CPCAP_REG_ASSIGN3, + 0xffff, vsim_val_tbl, + 0x23, 0x8, 0, 0, 420), + CPCAP_REG(VSIMCARD, CPCAP_REG_VSIMC, CPCAP_REG_ASSIGN3, + 0xffff, vsimcard_val_tbl, + 0x1e80, 0x8, 0x1e00, 0, 420), + CPCAP_REG(VVIB, CPCAP_REG_VVIBC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VVIB_SEL, vvib_val_tbl, + 0x1, 0xc, 0x1, 0, 500), + CPCAP_REG(VUSB, CPCAP_REG_VUSBC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VUSB_SEL, vusb_val_tbl, + 0x11c, 0x40, 0xc, 0, 0), + CPCAP_REG(VAUDIO, CPCAP_REG_VAUDIOC, CPCAP_REG_ASSIGN4, + CPCAP_BIT_VAUDIO_SEL, vaudio_val_tbl, + 0x16, 0x1, 0x5, 0, 0), + { /* sentinel */ } +}; + static const struct cpcap_regulator xoom_regulators[] =3D { CPCAP_REG(SW1, CPCAP_REG_S1C1, CPCAP_REG_ASSIGN2, CPCAP_BIT_SW1_SEL, unknown_val_tbl, @@ -486,6 +587,10 @@ static const struct of_device_id cpcap_regulator_id_ta= ble[] =3D { .compatible =3D "motorola,mapphone-cpcap-regulator", .data =3D omap4_regulators, }, + { + .compatible =3D "motorola,mot-cpcap-regulator", + .data =3D mot_regulators, + }, { .compatible =3D "motorola,xoom-cpcap-regulator", .data =3D xoom_regulators, --=20 2.51.0