From nobody Tue Feb 10 06:27:22 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82B823A1E63 for ; Fri, 6 Feb 2026 11:17:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770376626; cv=none; b=s/bgQNvCL/KxE5ijYME/efM0vuBm9a3J5XC1ODwVi6ZAsHllNEiFYuy2gUU9H6rfMMH2iO4RnAnKXDtSvW+YUkb1Py2LzBNL8kt+895RmV/rWBipoc78g3ZJIJGr0D2fsiMgTvZ7Zvz8rzSz7t2fA1gzov0rmTiwJM42n9iDrgQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770376626; c=relaxed/simple; bh=vuj8A8gInyVOoPQEbw+wDwkjQav4BmP98QD0xl0JRR4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ImlCz/jrVjmfoPCZohby2rTekdlPZ7bDvPbODM6XOKMjb9PvHVH2inthvtQ+PFzDPyzJxjOYp/z7r3AM6RzYOyQt1HU8tdnlRIC0xmIevXdb4cHykqRuph16VYck4qe0pBxRVENF7ehq/0/y26KbQEE6EYSVa5kwXHV5LbEzbXQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hqTmfG0x; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hqTmfG0x" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-435f177a8f7so611154f8f.1 for ; Fri, 06 Feb 2026 03:17:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770376625; x=1770981425; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=IczN5ipnnJMcQcEavsKqC9A8Jd1PQep+78i4Emgw8gU=; b=hqTmfG0xeIH9aOwRTJScZXeXJIhxnO0wRXJJ2MpYI+8YG5XmF8zgt/Gvck6hTuR+uc rVkBFeAjRJXer6lQMR6B7+USG3Om4dwkNdVc1VPXWf4dTtgBgtYo+5tHpXouo7td/elo xMN0xBr+PhZpXb+QM60PtAdR7LGdMYAt2lNrPh0pDg5u/Pswg2LWD9LbTQeqobL/XcAt D84E6OoNkaYEB3uOa8eQvEsUhCjAZLfaloXBysGfnEC9qmpkDdYaSkgkS5sifGPIIFMd aldscpXjzb6ufCfHGRLW39lnFPZIlh5yAY/ktN7Xy6DQ8tcPx7zeL12Ty06rTN/c/oTf HNaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770376625; x=1770981425; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=IczN5ipnnJMcQcEavsKqC9A8Jd1PQep+78i4Emgw8gU=; b=KD0l2y3c5hkOTLuDW3ERtrTVDN7KmndjpO5Fjv6raOKU8Omqwv167R1fqqzbyQflxr lAbcQTQPJvB9ipDZkElpJAK81bDwbAbzAaHS48u/ARszWEDschqtmUzTB1oFAXjZ1JG3 9H7v0WWjdVEURmAYJHLdQE/iiaS0T9I5+wdKhCoo7/w36plKAt9J1oE0MamaaOKDRlGG 8dWx6Tt0yaa3yg6A2w8eO+UIQTXSTSTPzcbnOx+GCu9MKB0CF65PQ6Zo4K8pQmqI4PG2 gPbTwODHuRwlqYG6yg/veumM9JA60pljeeaKNSvPyIbbhLJuAgZTB7/+9dssFu4ZboBs oNew== X-Forwarded-Encrypted: i=1; AJvYcCWWTxAtABBcXpPNEhT2aNppXlUIbVzmhmXI2fhMkGm1F07GU0l0INWTouV1bLoPf0CvEfIOTF1CBz54bCU=@vger.kernel.org X-Gm-Message-State: AOJu0YyGj1cR7n/3p5dCwmKLv2au5wAs+RxIOwQDzb6isIgdXPCm9p9e TMRP+i+LFyPz16IcxIaVEEev7c4+XYZzjgzoy4oEwyWvTP97LlcdyCRV X-Gm-Gg: AZuq6aIv73gMpJ0GtoCsEGvzRabexamGLtfA1b56EuT+wd3+pK9gqM9Nz3NUSAyqh0S 7yPmjHcbx+4+xqVl94ljtSQMWWVdH3DMrnNAVVcvfuQOG2WhSatiDEx3Hbos7cH2urH19EraPXw iedLSxCn8l/mj1MANLEr4qX49/Wtb3d7Upi0CgmSmjlhib8x33InWlTwWT1K04A7GUzi21xTpYr kCr2XJJj/e2o/HNevv5meGeWm9gnJYCbS18wLDmeMXcXl6Yf0IDvIQMvVnLA7hLZ25HAGFXsFV7 /vUX95CddOlGvBWB7oENshwTrow3FAv6deTLgddrpqbzfTQILNAVBx3bZv3PEhcgB/2G+GDUXnQ toYoAHFLMHsMrawkvwveW3fNKh1BN54+9wr8tqFJdvmNUo71Bd/+3rWAEPvvGi6+BEyClSuWNd1 CX8KA7arfrfuI0u6aU0A== X-Received: by 2002:a05:6000:250a:b0:435:b089:4f46 with SMTP id ffacd0b85a97d-4362938c2f5mr3766118f8f.50.1770376624798; Fri, 06 Feb 2026 03:17:04 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:1e64:f8d5:9d7a:19d4]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4362972fa4csm4746380f8f.26.2026.02.06.03.17.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Feb 2026 03:17:04 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v3 7/9] irqchip/renesas-rzg2l: Add RZ/G3L support Date: Fri, 6 Feb 2026 11:16:50 +0000 Message-ID: <20260206111658.231934-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260206111658.231934-1-biju.das.jz@bp.renesas.com> References: <20260206111658.231934-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The IRQC block on the RZ/G3L SoC is almost identical to the one found on the RZ/G2L SoC, with the following differences: - The number of GPIO interrupts for TINT selection is 113 instead of 123. - The pin index and TINT selection index are not in the 1:1 map. - The number of External IRQ is 16 instead of 8, out of this 8 IRQs are shared with TINT. Add support for the RZ/G3L driver by filling the rzg2l_hw_info table and adding LUT for mapping between pin index and TINT selection index. Signed-off-by: Biju Das --- v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 47 +++++++++++++++++++++++++++-- 1 file changed, 44 insertions(+), 3 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 0de7db45d4c8..06c439c98ff5 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -67,14 +67,16 @@ struct rzg2l_irqc_reg_cache { =20 /** * struct rzg2l_hw_info - Interrupt Control Unit controller hardware info = structure. + * @tssel_lut: TINT lookup table * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts */ struct rzg2l_hw_info { - u8 irq_count; - u8 tint_start; - u8 num_irq; + const u8 *tssel_lut; + u8 irq_count; + u8 tint_start; + u8 num_irq; }; =20 /** @@ -343,6 +345,9 @@ static u32 rzg2l_disable_tint_and_set_tint_source(struc= t irq_data *d, struct rzg u32 tint =3D (u32)(uintptr_t)irq_data_get_irq_chip_data(d); u32 tien =3D reg & (TIEN << TSSEL_SHIFT(tssr_offset)); =20 + if (priv->info->tssel_lut) + tint =3D priv->info->tssel_lut[tint]; + /* Clear the relevant byte in reg */ reg &=3D ~(TSSEL_MASK << TSSEL_SHIFT(tssr_offset)); /* Set TINT and leave TIEN clear */ @@ -607,6 +612,36 @@ static int rzg2l_irqc_common_probe(struct platform_dev= ice *pdev, struct device_n return 0; } =20 +/* Mapping based on port index on Table 4.2-1 and GPIOINT on Table 4.6-7 */ +static const u8 rzg3l_tssel_lut[] =3D { + 83, 84, /* P20-P21 */ + 7, 8, 9, 10, 11, 12, 13, /* P30-P36 */ + 85, 86, 87, 88, 89, 90, 91, /* P50-P56 */ + 92, 93, 94, 95, 96, 97, 98, /* P60-P66 */ + 99, 100, 101, 102, 103, 104, 105, 106, /* P70-P77 */ + 107, 108, 109, 110, 111, 112, /* P80-P85 */ + 45, 46, 47, 48, 49, 50, 51, 52, /* PA0-PA7 */ + 53, 54, 55, 56, 57, 58, 59, 60, /* PB0-PB7 */ + 61, 62, 63, /* PC0-PC2 */ + 64, 65, 66, 67, 68, 69, 70, 71, /* PD0-PD7 */ + 72, 73, 74, 75, 76, 77, 78, 79, /* PE0-PE7 */ + 80, 81, 82, /* PF0-PF2 */ + 27, 28, 29, 30, 31, 32, 33, 34, /* PG0-PG7 */ + 35, 36, 37, 38, 39, 40, /* PH0-PH5 */ + 2, 3, 4, 5, 6, /* PJ0-PJ4 */ + 41, 42, 43, 44, /* PK0-PK3 */ + 14, 15, 16, 17, 26, /* PL0-PL4 */ + 18, 19, 20, 21, 22, 23, 24, 25, /* PM0-PM7 */ + 0, 1 /* PS0-PS1 */ +}; + +static const struct rzg2l_hw_info rzg3l_hw_params =3D { + .tssel_lut =3D rzg3l_tssel_lut, + .irq_count =3D 16, + .tint_start =3D IRQC_IRQ_START + 16, + .num_irq =3D IRQC_IRQ_START + 16 + IRQC_TINT_COUNT, +}; + static const struct rzg2l_hw_info rzg2l_hw_params =3D { .irq_count =3D 8, .tint_start =3D IRQC_IRQ_START + 8, @@ -618,6 +653,11 @@ static int rzg2l_irqc_probe(struct platform_device *pd= ev, struct device_node *pa return rzg2l_irqc_common_probe(pdev, parent, &rzg2l_irqc_chip, &rzg2l_hw_= params); } =20 +static int rzg3l_irqc_probe(struct platform_device *pdev, struct device_no= de *parent) +{ + return rzg2l_irqc_common_probe(pdev, parent, &rzg2l_irqc_chip, &rzg3l_hw_= params); +} + static int rzfive_irqc_probe(struct platform_device *pdev, struct device_n= ode *parent) { return rzg2l_irqc_common_probe(pdev, parent, &rzfive_irqc_chip, &rzg2l_hw= _params); @@ -625,6 +665,7 @@ static int rzfive_irqc_probe(struct platform_device *pd= ev, struct device_node *p =20 IRQCHIP_PLATFORM_DRIVER_BEGIN(rzg2l_irqc) IRQCHIP_MATCH("renesas,rzg2l-irqc", rzg2l_irqc_probe) +IRQCHIP_MATCH("renesas,r9a08g046-irqc", rzg3l_irqc_probe) IRQCHIP_MATCH("renesas,r9a07g043f-irqc", rzfive_irqc_probe) IRQCHIP_PLATFORM_DRIVER_END(rzg2l_irqc) MODULE_AUTHOR("Lad Prabhakar "); --=20 2.43.0