From nobody Tue Feb 10 08:26:40 2026 Received: from mail-wr1-f65.google.com (mail-wr1-f65.google.com [209.85.221.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 81A7739A816 for ; Fri, 6 Feb 2026 11:17:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.65 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770376623; cv=none; b=DC/qjKtqIQl78pFtHcyZpSoy1k7Cs4W4RbZfarqPIDN+wtlshLcIUUf1ROUrPxJFAjYjJxFSy0VVJ+prRT0PcZDh3/E9xq4zIiwLlWnIX/y/pQkI2Ypd4UaPaxnsO7uas6LWMcvINXjga4ZncWmv+XiAFyzUDAckZH//ZqjUZ3I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770376623; c=relaxed/simple; bh=sRZ8NNxWKbYHIVgVsApwxzatEQoFGwYTfEOA+5UQKjs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FiBrABys6RwJo8ULchvdvISo1idlwS3X3Hji3x+6V3yUVv4Ru6Q84znDGhDI29k4heqKLTvU5wTACwN+BtbqeHyTId+BmiPCcs+TRM6slie7JI0aWkiXVfcInwko4sK6LL1XoRGt1os9B7mFfrrsIc0EwBLGDBAuWst1SkTaKuU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ROy3lGR7; arc=none smtp.client-ip=209.85.221.65 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ROy3lGR7" Received: by mail-wr1-f65.google.com with SMTP id ffacd0b85a97d-4327790c4e9so1180222f8f.2 for ; Fri, 06 Feb 2026 03:17:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770376622; x=1770981422; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eq8ZhxrGXuOTWmcmPXPAszI3EhqRT9WZnElfRiN+dWk=; b=ROy3lGR7T1zT7wHgGk/8q7SEA2fHS07X99AN9Y4fCuEv8P/vbhCWVMDaLGMiWcrp99 UQXbPPQsa6u43fyFjCQLvtVD2lwYfw7pwoUUMhs0k213cTeY2S5LF+LWpavM2xHA6Cn3 UIa4/Af0ZC+M18i3a1Pu3HKeHQJtd4kMOSp4HVi92r848vMh4ZIAt3M5JtnwvULsf7Ve sX+6cYR7QnU+oJ0TrJwa7Wyy1bpFigIQ8Cr6lLr8u7mmEtjpLKsPyTYnsNYq6luvH7BV lT+gKKVND1keMnX0vPdOvxm/+XoZrwDhgH1KpVXXNq+1bWwtVvho10BOn/AV0mFfM5Cn YyFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770376622; x=1770981422; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=eq8ZhxrGXuOTWmcmPXPAszI3EhqRT9WZnElfRiN+dWk=; b=lOdYgMilzhWvcdlK18OwAAEqJ0xicz6n69WWf9E0wDF2H8WchS3kaWaRz9cr9weSFn ubgM5zoA6Ck8KYZg2QxFz8E472K63lSbI+ZTeRik1n2AiUInw7jIgzndbKOEUp76zvG6 PY30LaJDvaOe8OZhCDg+5QHcoMcC5kqjq0MxTh9W//Z57MXvgw52ZAZw0RdGLrkWkHYy nfHyUMHVNKRMUpMWu1+6z2hUry//tGmyCDYu9iWbhQOsPeXtcFrsRZSEnmEZBQVDGt+W VGSGVaOGbeTJ6/1TpP05Phbvh3dZxRbzlRbCEWPAYfXULswS8ZhSSlLdhCjrWX+TCh1R LDMQ== X-Forwarded-Encrypted: i=1; AJvYcCXygQXyPForRK5SyUiZtTvyEQ3usuWdzgcdj8NTSYTfrwQOnzBhmwW83cyGgzQei36LsI4XaF7Dy3Nr2eg=@vger.kernel.org X-Gm-Message-State: AOJu0Yxo64/ya5wQ4l+HcojK0N0r4sHyAi8ux8k0APbm4UsZCa0hOa48 PvVO1eZQsQ66hWysMWbtMsF5t+Ph+jmBZUe5S9B2gaXnzfZJd7h2RrNL X-Gm-Gg: AZuq6aKrAlI5YnD5WHUA+Yn9b4pUWBvNMqYaaWDEvGoXFwSbSFSE2pZ33/44nJDJ6Az sqZ77B0HPjhhIhUng88H0FCLBJp48o4VEAlsUlPpBuwoHtDaA2FuMlcNy2GJAwMMuwba59nnJJW INFFbWHMpwtuL0B4himbWKg5Ke+aZpLd2hKgUM08+plPEvdQZdEGXFZ4C5iwXcUFtGqpTMqoanV p0C2fDsKmMi9UZjxqG9NO4VxcPqqEdQ9eI+oyYQ7Ber5q4gI19kRzTS+j/sda6Wl3ina9jIYDBM UTfMXx3zEEqb53tIm+3BRw1IGxeZ1uGdJM1DqOxbU3ES9zpnBEyvIRIHL045dTkk7Pvx/d0uEmf K9rUuu/G92iTSdZ5IyiPIHn72hncccmQGFsdhpndNtVgG6hUGuLOPlQxh6b8vKlBUvvP/0p6oJm YNEjPpT3cZ3Gpx1FcM0w== X-Received: by 2002:a5d:5d87:0:b0:435:9f41:d54 with SMTP id ffacd0b85a97d-436293b29c8mr3344918f8f.60.1770376621784; Fri, 06 Feb 2026 03:17:01 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:1e64:f8d5:9d7a:19d4]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4362972fa4csm4746380f8f.26.2026.02.06.03.17.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Feb 2026 03:17:01 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , Lad Prabhakar , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Biju Das Subject: [PATCH v3 2/9] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/G3L SoC Date: Fri, 6 Feb 2026 11:16:45 +0000 Message-ID: <20260206111658.231934-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260206111658.231934-1-biju.das.jz@bp.renesas.com> References: <20260206111658.231934-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document RZ/G3L (R9A08G046) IRQC bindings. The IRQC block on RZ/G3L SoC is almost identical to one found on the RZ/G3S SoC with the difference like it support more External IRQs, GPT Error Interrupts and also has additional registers for GPT/MTU IRQ selection, shared IRQ selection between external IRQ and TINT. Hence new generic compatible string "renesas,r9a08g046-irqc" is added for RZ/G3L SoC. Signed-off-by: Biju Das --- v2->v3: * Dropped items and instead used enum for single compatible values * Add minItems for interrupts and interrupt-names properties of=20 the RZ/{G2L,G2UL,Five,V2L} SoCs * Replaced maxItems->minItems for interrupts and interrupt-names properties of the RZ/G3L SoC. v1->v2: * Simplified the binding using pattern --- .../renesas,rzg2l-irqc.yaml | 43 ++++++++++++++++--- 1 file changed, 36 insertions(+), 7 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas= ,rzg2l-irqc.yaml b/Documentation/devicetree/bindings/interrupt-controller/r= enesas,rzg2l-irqc.yaml index a0b57d808639..3a221e1800a0 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-= irqc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-= irqc.yaml @@ -30,7 +30,9 @@ properties: - renesas,r9a08g045-irqc # RZ/G3S - const: renesas,rzg2l-irqc =20 - - const: renesas,r9a07g043f-irqc # RZ/Five + - enum: + - renesas,r9a07g043f-irqc # RZ/Five + - renesas,r9a08g046-irqc # RZ/G3L =20 '#interrupt-cells': description: The first cell should contain a macro RZG2L_{NMI,IRQX} in= cluded in the @@ -48,17 +50,17 @@ properties: =20 interrupts: minItems: 45 - maxItems: 48 + maxItems: 61 =20 interrupt-names: minItems: 45 - maxItems: 48 + maxItems: 61 items: oneOf: - description: NMI interrupt const: nmi - description: External IRQ interrupt - pattern: '^irq([0-7])$' + pattern: '^irq([0-9]|1[0-5])$' - description: GPIO interrupt pattern: '^tint([0-9]|1[0-9]|2[0-9]|3[0-1])$' - description: Bus error interrupt @@ -75,6 +77,8 @@ properties: const: ec7tie2-1 - description: ECCRAM1 error overflow interrupt const: ec7tiovf-1 + - description: Integrated GPT Error interrupt + pattern: '^ovfunf([0-7])$' =20 clocks: maxItems: 2 @@ -106,6 +110,24 @@ required: allOf: - $ref: /schemas/interrupt-controller.yaml# =20 + - if: + properties: + compatible: + contains: + enum: + - renesas,r9a07g043f-irqc + - renesas,r9a07g043u-irqc + - renesas,r9a07g044-irqc + - renesas,r9a07g054-irqc + then: + properties: + interrupts: + minItems: 48 + maxItems: 48 + interrupt-names: + minItems: 48 + maxItems: 48 + - if: properties: compatible: @@ -118,12 +140,19 @@ allOf: maxItems: 45 interrupt-names: maxItems: 45 - else: + + - if: + properties: + compatible: + contains: + enum: + - renesas,r9a08g046-irqc + then: properties: interrupts: - minItems: 48 + minItems: 61 interrupt-names: - minItems: 48 + minItems: 61 =20 unevaluatedProperties: false =20 --=20 2.43.0