From nobody Tue Feb 10 01:15:46 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5624A3612EC; Fri, 6 Feb 2026 10:02:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372162; cv=none; b=nJMPWNePpiRBAremQ0KScv6rT5Oh2CsWLuUl7LyStKP0MynmLuC3iR2eF0dJ4gwVyaEa4cHDJ99lpziTwPi45XTMFkCdIcfd6dSxVDXKQJCcTx1MBN9GyLpbYZnnB79PqZvQt9zNrMul62JdrQf04+ZiFKwmDmrxMF3jAXgrzJo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372162; c=relaxed/simple; bh=pITGJtVdC6i8WXbrRzhL8EFPQgMeEV+TExBDB0/9Qvc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VvTTNGm1r1GgnWlfj5an6gFyaqXofRsn+VaPlSrBMJC5IB3flYx92PzCuDeLEf3Vfu+J8gIktTDE1drEkmNDD9+QyaCLUPPUz0k5O+UWqk41EVeVqXMfjGGRRl4bd3l7kYQnjEAxFKitZOZWKQiJl70IkZPPWiXpfhZx7oxlnzQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Bz2Nby/b; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Bz2Nby/b" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6169QVSZ2228147; Fri, 6 Feb 2026 10:02:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DaC/aL2Z3iHXmhLnv8tmuL4HSG5pmO/5sv95ly4gvcM=; b=Bz2Nby/bMlDM4uaB +tAiCQdR7pA2XSreK/ow1vBgmrF+mGFBnzlMhymWKRrYX18scZsPLkpq/c/OrpBa 2o2O2XQw7hb1tbDGtpJvXSt0d30bZgQ1FZ26/YipDmfRsV3ZEC64YtO3tNEXGIkE ae+6+9hWIoumI+vjM2zUQCSRVPlq4v7W4/36Pl35d8aCDM119CS0Xv9t7T1TeYEX Pn5mo/oPbtLL+GBLt60VL5OzlF14sXx+ijz81LGcKbHk5kSrMdPtq9OJzAojzWe8 g8LSI0nbtda6MP+pFJnkLS8t4QKOEa1WN22P2CIDemHRE7DbaKYloSH8c40HGiVF JnNv/A== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c5dnyg41w-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:38 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2bWv020324 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:37 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:33 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 3/7] arm64: dts: qcom: ipq5332: Add QPIC SPI NAND controller support Date: Fri, 6 Feb 2026 15:31:58 +0530 Message-ID: <20260206100202.413834-4-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: u4FcfayDOLNnFhWbPjd9F6uPMK-rlYz4 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfX46cTPW3RH1Pn QCNJQGS+i952iKsgAt48gZpYTwS2hI4YuqBzm/YS+oH076LuABbzqpZwreRWrHbIksShupSUfLr dC4mgHwVdBdtBG/PfMpG6jHlM3lFO6t4LtA9doepI2XOKVUnOrg+MrmBz051MTgfhh/lec9mLWi kxi2ursnF/ngngxgLwpwSHucWcJgWWvr0YPyjbbjCQZBvgbICUUt8h/i9mS/kcIH/Xy0jcyboxh yfkmzY6YoNcWX2Fn+LGQ00XaUmAP4HGMwin3gsJsXBYIXRROVBiIA5s7wn28wtEKQKsza0Il/eB tOaFIWqe6AX5cH6VEGesx2XWb6BkLDi7ASrqQouU0iJvNJUEVWqbHebb5IqyN+LXa2+g/gaBzwM jKPqRQYm1Hqv60hhJsfACKMHBvUKwBk0oIBcclFhoBZSp7NBgNdoR0VEGkflzQarlF5hoRBvvRE eEZa7EAb1kOVAZYZ+Fg== X-Authority-Analysis: v=2.4 cv=C73kCAP+ c=1 sm=1 tr=0 ts=6985bc3e cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=vB3Yk6R59JO_TR-LVtQA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: u4FcfayDOLNnFhWbPjd9F6uPMK-rlYz4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 malwarescore=0 clxscore=1011 impostorscore=0 phishscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5332 SoC. The IPQ5332 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Signed-off-by: Md Sadre Alam Reviewed-by: Konrad Dybcio --- Change in [v4] * No change Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5332 arch/arm64/boot/dts/qcom/ipq5332.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qc= om/ipq5332.dtsi index 45fc512a3bab..e227730d99a6 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -423,6 +423,39 @@ blsp1_spi2: spi@78b7000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x07984000 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5332-snand", "qcom,ipq9574-snand"; + reg =3D <0x079b0000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + usb: usb@8af8800 { compatible =3D "qcom,ipq5332-dwc3", "qcom,dwc3"; reg =3D <0x08af8800 0x400>; --=20 2.34.1