From nobody Sat Feb 7 05:14:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3712030FC1B; Fri, 6 Feb 2026 10:02:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372153; cv=none; b=VqiERerIcFW9GmRq3jQbCY9Cy2ecejNHD5yWRY9Ci5nWXEnwmo+2zudwp7Sa19YTeGFXt6xIdW/uIkifagkAodh8fSnPKaWNcOMO2BO/OvdJoa4oxNM+3OIW/2XI0OAj2tIIOVTbqA6Duv1pGn/bEoq5RyRcqb/5sSwfAmUvImg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372153; c=relaxed/simple; bh=r/RdQQg+btfaZ8TmXMe2dshEES9i6gJivJL0pF9E54Q=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=OjxmrSipUJXinoORav5DvgXjTnrpSq5tefEP5Nmoz03w2+Zem4sXcTHqNacqEDnL94UDcBFpQKlfRI/C0YpUhB000ACOUAArn4aDiUCLYTq/jqnRJnPGoe+BznTFB+rCmA9gJpd885slLploQ7i1oFokoiwk+/uFqoCgXTzYF+s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=WmBrYdTk; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="WmBrYdTk" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6168XidW694782; Fri, 6 Feb 2026 10:02:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ZMgrkvZbN1R3Qhju7i46aVtLtRKW+YRAau1QzsFFi5Q=; b=WmBrYdTkGN3UNKhw DAqr7VTYEhEm1Tz/HIMNYgAxwqtZnQcr2tE1TH9IhHerAsxGxb/vH7rjBGYI61W1 JhjDnJ9Acmouz2N8C7vhEteawQVXK5uiYyvG3GFfoMBu2/bWRL7kmhGuLj/OEBDV jYkNCaSHmFjGztte8HA8EKTC4A/FTDu9tx7SekT3HILtNnEmW3XNpICftKzimbZU yTy6puOjGdUBpdYNwxE40+oRiKksK35WlUM8Ow3cmOoBtWihvRSA2PF0x5uJIp0Y Iqsqx8zkcjbEZIcMO2cXgnF+0mD5Ot2F/sppptrc6wKnhRy15eaENgav9SSBDTf8 18Jp/w== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c53qva2fm-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:29 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2SL8002198 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:28 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:24 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 1/7] dma: qcom: bam_dma: Fix command element mask field for BAM v1.6.0+ Date: Fri, 6 Feb 2026 15:31:56 +0530 Message-ID: <20260206100202.413834-2-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=TsPrRTXh c=1 sm=1 tr=0 ts=6985bc35 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=COk6AnOGAAAA:8 a=tI2DGrTi7ExM0tNOktYA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: KlPEK_w6vA4QpzIc74Jz_1tabkJ2zYrJ X-Proofpoint-GUID: KlPEK_w6vA4QpzIc74Jz_1tabkJ2zYrJ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfX8yGjlIKZJGki /xfCzJAwCMOUNO+f3N3UiVhY8YqBfXlcb4WL0vt1+xzA6WmQe4CClL/hqBS+34Rs6fQlgpNKPYN ESjSXBznbnPDK3Z6FV17loRThynISIcX6A8K+RQiRkCbOxpSewRusO9u3CdVc6xmPFtbJxazlF7 Z69ubbClaazWQb0si9AD/YHjKb8bEoHMqybhfYcdAOc+J0rltQhOwdARma9iF1f+05oI0ITnArk xQX0A1RplMUG2Fws7ckKHaCG2c2OLGlhIy1e6tVeJJ80k2bfEiL9KkWCfFbC6vS8D5gJaMaXucz CRPiHGN3zJfzmbcwQsLRjU+Unl41yy7Txh5+cBUKz7qownuZzBXW4vfbf8fSWLVK1lji4R9e1a2 Z3SmuNeH1fRiqlm7fZX5C6fSgNy7PgwSvK1zYygI8yANtkitQdbGLGpR3k6MTVCAGwwHjSlASEe bq3UY4qxeXGkWG8EOhA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 phishscore=0 priorityscore=1501 suspectscore=0 malwarescore=0 bulkscore=0 spamscore=0 clxscore=1011 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" BAM version 1.6.0 and later changed the behavior of the mask field in command elements for read operations. In newer BAM versions, the mask field for read commands contains the upper 4 bits of the destination address to support 36-bit addressing, while for write commands it continues to function as a traditional write mask. This change causes NAND enumeration failures on platforms like IPQ5424 that use BAM v1.6.0+, because the current code sets mask=3D0xffffffff for all commands. For read commands on newer BAM versions, this results in the hardware interpreting the destination address as 0xf_xxxxxxxx (invalid high memory) instead of the intended 0x0_xxxxxxxx address. Fixed this issue by: 1. Updating the bam_cmd_element structure documentation to reflect the dual purpose of the mask field 2. Modifying bam_prep_ce_le32() to set appropriate mask values based on command type: - For read commands: mask =3D 0 (32-bit addressing, upper bits =3D 0) - For write commands: mask =3D 0xffffffff (traditional write mask) 3. Maintaining backward compatibility with older BAM versions This fix enables proper NAND functionality on IPQ5424 and other platforms using BAM v1.6.0+ while preserving compatibility with existing systems. Tested-by: Lakshmi Sowjanya D Signed-off-by: Md Sadre Alam Reviewed-by: Frank Li --- Change in [v4] * No change Change in [v3] * Added Tested-by tag Change in [v2] * No change Change in [v1] * Updated bam_prep_ce_le32() to set the mask field conditionally based on command type * Enhanced kernel-doc comments to clarify mask behavior for BAM v1.6.0+ include/linux/dma/qcom_bam_dma.h | 21 ++++++++++++++++----- 1 file changed, 16 insertions(+), 5 deletions(-) diff --git a/include/linux/dma/qcom_bam_dma.h b/include/linux/dma/qcom_bam_= dma.h index 68fc0e643b1b..d9d07a9ab313 100644 --- a/include/linux/dma/qcom_bam_dma.h +++ b/include/linux/dma/qcom_bam_dma.h @@ -13,9 +13,12 @@ * supported by BAM DMA Engine. * * @cmd_and_addr - upper 8 bits command and lower 24 bits register address. - * @data - for write command: content to be written into peripheral regist= er. - * for read command: dest addr to write peripheral register value. - * @mask - register mask. + * @data - For write command: content to be written into peripheral regist= er. + * For read command: lower 32 bits of destination address. + * @mask - For write command: register write mask. + * For read command on BAM v1.6.0+: upper 4 bits of destination address. + * For read command on BAM < v1.6.0: ignored by hardware. + * Setting to 0 ensures 32-bit addressing compatibility. * @reserved - for future usage. * */ @@ -42,6 +45,10 @@ enum bam_command_type { * @addr: target address * @cmd: BAM command * @data: actual data for write and dest addr for read in le32 + * + * For BAM v1.6.0+, the mask field behavior depends on command type: + * - Write commands: mask =3D write mask (typically 0xffffffff) + * - Read commands: mask =3D upper 4 bits of destination address (0 for 32= -bit) */ static inline void bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 addr, @@ -50,7 +57,11 @@ bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 add= r, bam_ce->cmd_and_addr =3D cpu_to_le32((addr & 0xffffff) | ((cmd & 0xff) << 24)); bam_ce->data =3D data; - bam_ce->mask =3D cpu_to_le32(0xffffffff); + if (cmd =3D=3D BAM_READ_COMMAND) + bam_ce->mask =3D cpu_to_le32(0x0); /* 32-bit addressing */ + else + bam_ce->mask =3D cpu_to_le32(0xffffffff); /* Write mask */ + bam_ce->reserved =3D 0; } =20 /* @@ -60,7 +71,7 @@ bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 addr, * @bam_ce: BAM command element * @addr: target address * @cmd: BAM command - * @data: actual data for write and dest addr for read + * @data: actual data for write and destination address for read */ static inline void bam_prep_ce(struct bam_cmd_element *bam_ce, u32 addr, --=20 2.34.1 From nobody Sat Feb 7 05:14:41 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 218713612EE; Fri, 6 Feb 2026 10:02:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372156; cv=none; b=m8QdgdEfIXVGACJ+cO0DiwvQIzabs6yOI1elGpquRaAmBYhcS+52SHgRAieLHwLTpGAARO/6tRMLDfz/QV+Ab02bichV2Ipm04Npab3ba/iMYky9m6ZttBRwWm0exGMUwMx+dRTASLyTl9QWN3oloYxMuRBpk/zGIAvr9Bv/jZI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372156; c=relaxed/simple; bh=zyq93syQZQjNKLBLueAo3j+you7jZpvModlCJ86mZmc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=XtUPUa057otkIBnOCGxxIUMhD6PAGjNHWDX9bjFvPe2FM/wlsWpd/6x3rH+WSKmjoRAGPrEivoxq/TNKSlVlYB7EBYgCOsuoPKENsiumN5psh5OEz5qMOn9gqgEt7prgea5x5IsIhAEi6GjCy9d62+6eSLKbAUffW0H+4mTh6VU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=gesX7hPX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="gesX7hPX" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6167bRp94041873; Fri, 6 Feb 2026 10:02:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ekwDiV4154yU8oMpy5VXfGY5kFz62mNuMsKVh0p3B5Y=; b=gesX7hPX5N4MLbds ugFLnk3IiYwyoY8WkMWHftdXhvxITZYNoUF3JaHO19I0zRs0ACXzsIqt+GvoINCs cy3aIpTRNQmDKR3TU8/6ZhAzIiYTkIllYBZXkLD5skfy2g2VT+buqvzkzJ7rkjWT MLws/uADMqTui5ZFSeHw/0r3Wv0SAPT5D6xQNGAW59IlAqgtr2SjDSgNWeMOxsTb GPgU/mwMU9r6r3N4LQsSrIpD4bV+80Di2nSM8WdzTWxBDzHC8kLaFtd3U8TayHJH TXqlSvTX+ykzKdY7OnbfGFqUuTc8xgXbXprvpUOatd8++oEO4RE53PYJjmy0VQsc tBPupg== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c5c2w0gf8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:33 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2XiV020266 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:33 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:28 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 2/7] arm64: dts: qcom: ipq5424: Add QPIC SPI NAND controller support Date: Fri, 6 Feb 2026 15:31:57 +0530 Message-ID: <20260206100202.413834-3-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfXwUZQwIQQzj34 lbCgaNvTbJNXgJudt+Z9gf+mSrE+YX7c8kEjY3VpdIT7uCiuBKxaCm0Fe6yUM6RhA6F4Pck9xBS 8DhwbdA+sNniSjoYYhfiR28tDRlmjmaRUWXfXu7KR1gW/s04X1AGlFXRLOD2vze4smFH+yPG6Wd qH0DmznIL9aN8DdnTLdV2lf1rB4NX9zMNNTVw9vwPHHUtwLopiqp/T5t+34pnypj9jz3CpnVyxl U7IKE4apm8pTVtSk1NXgqqTpmq9eS9wc++Y0bFrEZKcR9VNRmpk5aVs6BT+8dwFIVI9Xm/gg9et X4ZnU/T+twS51ACgfqgFjvUSWoAGRKxSgrX0V/90ekr2o5Iy3AxK93rEwtTFheI0lnnd98FYhJ0 JqhMcuv3Zu6OXh/H3B7RmDkBVFWd2LpL/rlHAO3c8Klb5vmzuWCVLOWgosgjLkiri4QEXcAUi6W 3o/qI6BypKiiIXYLreA== X-Authority-Analysis: v=2.4 cv=Wtom8Nfv c=1 sm=1 tr=0 ts=6985bc39 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=6UWhdCim3U11iwMnUWwA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: S38bmlwW5QOQ3wpfjKMsNeOw1Ou_Z9q4 X-Proofpoint-ORIG-GUID: S38bmlwW5QOQ3wpfjKMsNeOw1Ou_Z9q4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 impostorscore=0 spamscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 clxscore=1015 adultscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5424 SoC. The IPQ5424 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v4] * No change Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5424 arch/arm64/boot/dts/qcom/ipq5424.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qc= om/ipq5424.dtsi index eb393f3fd728..f20cda429094 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi @@ -572,6 +572,39 @@ sdhc: mmc@7804000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x0 0x07984000 0x0 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5424-snand", "qcom,ipq9574-snand"; + reg =3D <0x0 0x079b0000 0x0 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; reg =3D <0 0xf200000 0 0x10000>, /* GICD */ --=20 2.34.1 From nobody Sat Feb 7 05:14:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5624A3612EC; Fri, 6 Feb 2026 10:02:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372162; cv=none; b=nJMPWNePpiRBAremQ0KScv6rT5Oh2CsWLuUl7LyStKP0MynmLuC3iR2eF0dJ4gwVyaEa4cHDJ99lpziTwPi45XTMFkCdIcfd6dSxVDXKQJCcTx1MBN9GyLpbYZnnB79PqZvQt9zNrMul62JdrQf04+ZiFKwmDmrxMF3jAXgrzJo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372162; c=relaxed/simple; bh=pITGJtVdC6i8WXbrRzhL8EFPQgMeEV+TExBDB0/9Qvc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VvTTNGm1r1GgnWlfj5an6gFyaqXofRsn+VaPlSrBMJC5IB3flYx92PzCuDeLEf3Vfu+J8gIktTDE1drEkmNDD9+QyaCLUPPUz0k5O+UWqk41EVeVqXMfjGGRRl4bd3l7kYQnjEAxFKitZOZWKQiJl70IkZPPWiXpfhZx7oxlnzQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Bz2Nby/b; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Bz2Nby/b" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6169QVSZ2228147; Fri, 6 Feb 2026 10:02:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DaC/aL2Z3iHXmhLnv8tmuL4HSG5pmO/5sv95ly4gvcM=; b=Bz2Nby/bMlDM4uaB +tAiCQdR7pA2XSreK/ow1vBgmrF+mGFBnzlMhymWKRrYX18scZsPLkpq/c/OrpBa 2o2O2XQw7hb1tbDGtpJvXSt0d30bZgQ1FZ26/YipDmfRsV3ZEC64YtO3tNEXGIkE ae+6+9hWIoumI+vjM2zUQCSRVPlq4v7W4/36Pl35d8aCDM119CS0Xv9t7T1TeYEX Pn5mo/oPbtLL+GBLt60VL5OzlF14sXx+ijz81LGcKbHk5kSrMdPtq9OJzAojzWe8 g8LSI0nbtda6MP+pFJnkLS8t4QKOEa1WN22P2CIDemHRE7DbaKYloSH8c40HGiVF JnNv/A== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c5dnyg41w-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:38 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2bWv020324 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:37 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:33 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 3/7] arm64: dts: qcom: ipq5332: Add QPIC SPI NAND controller support Date: Fri, 6 Feb 2026 15:31:58 +0530 Message-ID: <20260206100202.413834-4-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: u4FcfayDOLNnFhWbPjd9F6uPMK-rlYz4 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfX46cTPW3RH1Pn QCNJQGS+i952iKsgAt48gZpYTwS2hI4YuqBzm/YS+oH076LuABbzqpZwreRWrHbIksShupSUfLr dC4mgHwVdBdtBG/PfMpG6jHlM3lFO6t4LtA9doepI2XOKVUnOrg+MrmBz051MTgfhh/lec9mLWi kxi2ursnF/ngngxgLwpwSHucWcJgWWvr0YPyjbbjCQZBvgbICUUt8h/i9mS/kcIH/Xy0jcyboxh yfkmzY6YoNcWX2Fn+LGQ00XaUmAP4HGMwin3gsJsXBYIXRROVBiIA5s7wn28wtEKQKsza0Il/eB tOaFIWqe6AX5cH6VEGesx2XWb6BkLDi7ASrqQouU0iJvNJUEVWqbHebb5IqyN+LXa2+g/gaBzwM jKPqRQYm1Hqv60hhJsfACKMHBvUKwBk0oIBcclFhoBZSp7NBgNdoR0VEGkflzQarlF5hoRBvvRE eEZa7EAb1kOVAZYZ+Fg== X-Authority-Analysis: v=2.4 cv=C73kCAP+ c=1 sm=1 tr=0 ts=6985bc3e cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=vB3Yk6R59JO_TR-LVtQA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: u4FcfayDOLNnFhWbPjd9F6uPMK-rlYz4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 malwarescore=0 clxscore=1011 impostorscore=0 phishscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5332 SoC. The IPQ5332 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Signed-off-by: Md Sadre Alam Reviewed-by: Konrad Dybcio --- Change in [v4] * No change Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5332 arch/arm64/boot/dts/qcom/ipq5332.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qc= om/ipq5332.dtsi index 45fc512a3bab..e227730d99a6 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -423,6 +423,39 @@ blsp1_spi2: spi@78b7000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x07984000 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5332-snand", "qcom,ipq9574-snand"; + reg =3D <0x079b0000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + usb: usb@8af8800 { compatible =3D "qcom,ipq5332-dwc3", "qcom,dwc3"; reg =3D <0x08af8800 0x400>; --=20 2.34.1 From nobody Sat Feb 7 05:14:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21FEC3612EC; Fri, 6 Feb 2026 10:02:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372167; cv=none; b=VJoT+bnWHw+S+d840qPppIrCswGLa6QW+NB9XfpCRVOVfyL3KuaPfG6V5pNscUEGtizvIXBRYTsBpG01qcoZuomGaIfo0Y33OSx8BAtF69Tk9EDu51pMrHFuyPOcKRjxacp1JY+/A4ZxLmPF+VhmmCoVFCOERHgUm5VdnYnxSUo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372167; c=relaxed/simple; bh=Lj10sZocqyuc6ot+ZbVLj5YVSltO/hV2gJL6T1B9NOU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=pfFCLcM3XCytrU9sgbjwt/ugE1wwigD13s+poppakm+2gLLXunOjCqUfO/mXcFwrjPDGS9mKeTEio3gbD6GvuttkAsdUnP0BvfnwgmLyNMAFzFkguIqervh+XTA4A7cYHK/LK6kjcspfFC/G7UfInzhKxE9Z6Wpx57RnFr/1sQM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ECrZsbyb; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ECrZsbyb" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6168XidY694782; Fri, 6 Feb 2026 10:02:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= NLsGzE6mXt8Ezs5W1FXZRfRf4DC2p53ycZR3Jc+r71E=; b=ECrZsbybiDiHqUvc B3d7oFPOw296JPdq0fTEnUaCNYPIZCNibXLZ1FWzDtRy63bqXe8R3j0goKzumFO5 R/hKP1rszXjamSUOdvQes6Jef4VjAvV5N0OGAjjwBkYL24Uo7wtxmfgjd5+9ytM5 GgBVJZ/UHjU+f8dvnPtvjirup40zgvdu2YNriFfLnGPi6TzyLqxi1x1xQp6Lrajc vGEz4IVu/1pGTme+kM+Gv/wfLiMS/i3IhBY0s8Os05QdGdw1Dtvr1XLBgsaElNq3 B7c7Dl6Um+gq0CH+pihsLvB2/hgYky4uUI/+DP9nm1uZITV+44xDQVtIpLw7R36R yx0kmg== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c53qva2gn-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:43 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2gFQ020391 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:42 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:37 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 4/7] arm64: dts: qcom: ipq5424-rdp466: Enable QPIC SPI NAND support Date: Fri, 6 Feb 2026 15:31:59 +0530 Message-ID: <20260206100202.413834-5-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=TsPrRTXh c=1 sm=1 tr=0 ts=6985bc43 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=GMCKaWqv3SNeHD9qFv0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: hlQXLMbav4mSbez-z0cXMsvBJKwSYi10 X-Proofpoint-GUID: hlQXLMbav4mSbez-z0cXMsvBJKwSYi10 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfXzoMhMFBXjybs EHXg6X+rcxYGIM670kzmYdZHYzU5k9zV8acsI0YtMDtkierQS8zNG3tcjomfzdsBs2X8rqRs2RP Ryztt3mJONxsCLx0Kl/6MgZ+YpS4T4JosVY1gsGnEcG90iHFjSeZIznHQBaDUvZhdbsjb60Q8yz 1etmamTL6yy8Mjifd9U+eULHn1IfrGx2fUi/pnRJpm2CuwsPAqGP+wFQnLKBLmRPQRMNd3U0+Qm so6sZndf8uVJUOJvrFQzWyDVGth/Ess9kN2L9xZbZCzBn4Kra/SnHob58ZMoAjUX9xQlULjpyAt KAcDrqrV+YJLT9o+KQQyvCqcpo6ux0pH3zY7JDOCoOld7+aODCK/KL2vflAT5D/7q7yKG+gnmQJ UvtEjbBQSk8wuFzlJSxZrpmWeVgiYQD9EDyos8SQ+crmscekshxD/A1ExIR+4qyuEJOlw0BByDA OSUvdCHoDQUhkOPLNtg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 phishscore=0 priorityscore=1501 suspectscore=0 malwarescore=0 bulkscore=0 spamscore=0 clxscore=1011 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5424 RDP466 reference design platform. The RDP466 board features a SPI NAND flash device connected to the QPIC controller for primary storage. This patch enables the QPIC BAM DMA controller and SPI NAND interface of QPIC, and configures the necessary pin control settings for proper operation. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v4] * No Change Change in [v3] * No Change Change in [v2] * Added Reviewed-by tag * Added \n before status in qpic_nand node Change in [v1] * Enable bam and spi nand for ipq5424 arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 44 +++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 738618551203..7c32fb8f9f73 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -224,6 +224,29 @@ data-pins { }; }; =20 + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio5"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-pull-down; + }; + + cs-pins { + pins =3D "gpio4"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-pull-up; + }; + + data-pins { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-pull-down; + }; + }; + uart0_pins: uart0-default-state { pins =3D "gpio10", "gpio11", "gpio12", "gpio13"; function =3D "uart0"; @@ -246,6 +269,27 @@ pcie3_default_state: pcie3-default-state { }; }; =20 +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; +}; + &uart0 { pinctrl-0 =3D <&uart0_pins>; pinctrl-names =3D "default"; --=20 2.34.1 From nobody Sat Feb 7 05:14:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B1413612EC; Fri, 6 Feb 2026 10:02:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372172; cv=none; b=X1HuLKiWEK7IsiKfYM5n0PcrLJ8oU9kPi9oMlLWSGIGy3sk5FQ+5eHUygUkYIxJ7rcGh1hPS/Tz9bb3RFKiPy/z81+42OA5hob3p9UyliUOZDXhT9PeggID4ay6z8VODOxbeVWWPI0W7LZJwb8CTH6yneNGH661PPuafU+FXp1c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372172; c=relaxed/simple; bh=PrUtWxceBsKgptMIwVKvAd2dVIlBx67lwULySl4tJGY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=D/anL+pfJ5l/jL0E6PdZFv6oTGggd7IQpPk+glsOTT6sqvuoGTQMZMfZqxonxUlcyRf+zgVOrkIMX0BX41V0Z0lYJvn97+5rBT6PLykPiWJHJT4p2w6wcAq+BO+h4nFBFAeZaIYontdOzI0KceifynePzXIv7neEzhwEBttt88o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=gkQJtqpE; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="gkQJtqpE" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6168Zj5x1420290; Fri, 6 Feb 2026 10:02:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= eZREohOSfOfV7XhcN0vaX3HPmlNgKTMqsk/RRqiSB/U=; b=gkQJtqpE72qMrgoh pa5E93g0lI3j5s5y1MTvlUZ4ke5B0y3BWg7Q6waBqQBN5NUZ7TrqVOO1qlYbSIy7 fnijrqE1fWuyqVsztNDHlt0xXHf54k4XLiB216Gyzz+cqGK1WLA2Ll9OC4Ga/y3l l5gx+n4Axo+u+3DONt1HAi64uiM/Qy8Cnk/jMOtTMHkAvTwFxskJmLO5Uy3xm3nf GjO+qWhw+OR4e/zS2oTExuac0B9jiv10EFfBeQddX73UopnXeElSEmYY6kjGRniM ZOxAR9ytEgpOmrzD8QbubmlFo/Vd5llz8uqQCarwEFG0nyQ6wTyyqLmPOE84W9qT hDPCtg== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c50a9au58-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:48 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2kmW027120 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:46 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:42 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 5/7] arm64: dts: qcom: pq5332-rdp-common: Enable QPIC SPI NAND support Date: Fri, 6 Feb 2026 15:32:00 +0530 Message-ID: <20260206100202.413834-6-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 0RH_Cp3YBIo2C7f0j985XCpIVG0kiIWF X-Proofpoint-ORIG-GUID: 0RH_Cp3YBIo2C7f0j985XCpIVG0kiIWF X-Authority-Analysis: v=2.4 cv=e6ALiKp/ c=1 sm=1 tr=0 ts=6985bc48 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=ApJ5WhRBqtmdY_byfOgA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfXzNbIBvD/txGE lDiLplBmVyCe3Zc9/rYzDSOu4mx//Zf3Ju4JOaeJrT3Q+iAzmIL6A9Uqj1D1wLIdWV+AON16Zpr YetR3acRVJ80hkENXgnqCEKy2/X9vWo42a8QljHemqF71If+CPUIWBPkgsOSZQ5VoHk2qz+XuAY m5y5mlE8Gno0nDJytBv/aLIiIImxklYi39suyounG55pc5cMM/ElVdBYMxJEcwZBSazZP87FeAD afZ8XVy6QqqcIjDeGb6l9h3BV6iBGmIrTobteXsOsn5gbf71ueZ86LAel7WKdUzcqbnLERqxio2 +l4+OGXv35Kn7035dzOO564DuGvZLX3NIzoLWzQ0ATRd2oGOmqhxo1FHiTbNjyPUiRHzJfWAI2b sd2J9lr53PXlX5s5BNAd66HH7zmncQSBSTQbD68LdQ+wvYjZCNL/PZn2KTB1Me+1fmEZkdBPCmP gtEhv3eZYXh3hSKXuaw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 clxscore=1011 lowpriorityscore=0 bulkscore=0 suspectscore=0 phishscore=0 malwarescore=0 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5332 reference design platform. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v4] * No change Change in [v3] * Added Reviewed-by tag Change in [v2] * No change Change in [v1] * Enable bam and spi nand for ipq5332 .../boot/dts/qcom/ipq5332-rdp-common.dtsi | 44 +++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi b/arch/arm64/= boot/dts/qcom/ipq5332-rdp-common.dtsi index b37ae7749083..8967861be5fd 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi @@ -78,4 +78,48 @@ gpio_leds_default: gpio-leds-default-state { drive-strength =3D <8>; bias-pull-down; }; + + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio13"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio12"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-disable; + }; + + data-pins { + pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-disable; + }; + }; +}; + +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; }; --=20 2.34.1 From nobody Sat Feb 7 05:14:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B42203612EC; Fri, 6 Feb 2026 10:02:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372176; cv=none; b=kxHdT4Z+FrjjshoY4FL6mojGH5Hkm6K1MUdyUrVuWD/5U6GaJP2UCOIaadvRpra9jJiFcXrJjnkN5bp2q7HrWSz3DCAXyvUt4UbrOEzSvHW7bDhsJfy1eEGkfO36EgugHO3JxX0iFyJQ7w8gFNY8y/Ep8GecVYa9Dp9r2m2F060= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372176; c=relaxed/simple; bh=S3k4BjRlS5wP4pujErKb7ZWGChsCGkt3VLlMXaO22Ww=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=mcNv0z3EoeIkRN4SUxFvr1pZEXNS6aaSC4EGPQqMuXUdtYFHYF6HomOtv1wGb1xKMGGr+3tIqYtcOINZ7bc77qORR7N6qXQvpOZmgsDOzoapy3jw/4XYU9skAAgpW/d2UPdHuwe88Zqd2mhuNI/MXHBfFke3lyHDNENR3bvOoFk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Uj+hcb2K; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Uj+hcb2K" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6168IqiE1419630; Fri, 6 Feb 2026 10:02:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2pWTG0gCQWUbaDz24Q3iEGRr8yV3I2tnk7zTONXjsdw=; b=Uj+hcb2K5xMaayeg KOCKum+NMvCRzkv2GJSWUDbDuH3pJyynsCRsuv4buQbNa8RCfWMK1oIVbs7ljEAg 4gqkvBqPKOgY3uzI+xKwL0FhFLoMStgcrQMBWEGj6JtM2yr/QA2wch13QWvRyZ+N ccDb/P0BPrlTSBIhSX0Ra0zHOZkbRSwqtC5Im0i2vHGHf0RwQ14bCbKAx7lVvq0B l1kgo5lGdHZ+Z9HuSDgIe+e1W7k0Ne2TqefX53YZcdmCtkqVlGKiQ+1MZaswn7LQ xMgFnv65BkuqSvD/2rKo+jYjsaXx05gjHg+nfx6xlYS6P0RjUFHaWQtImAzxpqXK AL+nMw== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c50a9au5k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:52 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2pGb002631 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:51 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:46 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 6/7] arm64: dts: qcom: ipq5424-rdp466: Remove eMMC support Date: Fri, 6 Feb 2026 15:32:01 +0530 Message-ID: <20260206100202.413834-7-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: MmbQq33jDw1a6boqC1AVSbe_kqdAPmE- X-Proofpoint-ORIG-GUID: MmbQq33jDw1a6boqC1AVSbe_kqdAPmE- X-Authority-Analysis: v=2.4 cv=e6ALiKp/ c=1 sm=1 tr=0 ts=6985bc4c cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=QIVe3DVYhI_-bwApSWIA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfX+LvTLJOg5FA0 EUWDq8U6zMdhSYsc8YUaaNOnSIpPPmZ6RyWvH9imF4rz0PMuUQmm6O72zQ9mWvVEqAHZFNQKB8L mfMIbehaeK/YRktEPM12hOgJtdA9tHrbPMc2RzgTWn7/lN1EfSe0hF6L/pLLIQQngddOYtmqT7r mQbbYKCCs1XN7U8aKsa8uNMm03Sz0zWsSHLpRnNNAGLny5V12goBL4evERRjbXjH1CxggtxGqb4 3SUaWK+kVbJw5XzgKIfFOTHJlTvsxh2Kt3m3jw2UtgKYmYnZJ4G3XgMuUoL1C2hWDAIvfn+6Lzn oQg+6eEsxpNkB2hGqP0e9oLvJTsIv+VMlt5l0YKxRRHDVGrmBnJggyPqso8LSO04HPFKqEi4jnK n8XTNWykjdjUj4BqM59Kk4Sj8ny7qPs6AVj4Qaaqhd/n27A/A+UgqEzUIAMhoADU2xTuyEo6sPz bZ6/UxYGkDYCooG+Shw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 clxscore=1015 lowpriorityscore=0 bulkscore=0 suspectscore=0 phishscore=0 malwarescore=0 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5424 RDP466 board configuration to resolve GPIO pin conflicts with SPI NAND interface. The IPQ5424 RDP466 board is designed with NOR + NAND as the default boot mode configuration. The eMMC controller and SPI NAND controller share the same GPIO pins, creating a hardware conflict: Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v4] * No change Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 30 --------------------- 1 file changed, 30 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 7c32fb8f9f73..de71b72ae6dc 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -124,13 +124,6 @@ &qusb_phy_1 { status =3D "okay"; }; =20 -&sdhc { - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - &sleep_clk { clock-frequency =3D <32000>; }; @@ -201,29 +194,6 @@ mosi-pins { }; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio5"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio4"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - qpic_snand_default_state: qpic-snand-default-state { clock-pins { pins =3D "gpio5"; --=20 2.34.1 From nobody Sat Feb 7 05:14:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 75B813612EC; Fri, 6 Feb 2026 10:03:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372180; cv=none; b=Ubbn+Xz8KnywJ1ujgemoqMnGXruwGndPLMFsjr1SbjbNCGmQdg4o2kAbXUCikyXJLnJl+aBJsqHMFIZHY798bQWuUneSDan1KiJeHFYboW8i8n1tkms03tJm5GlERUjUGqjfNBKnjIzC8evkFPTwIzn7TY1ST3bMlinjstFhs4U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372180; c=relaxed/simple; bh=jkYB8BssoioRYHyuCDt6FyexN3rHFQ1cQ8BB4b+UjBM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=e3f52jnm1DPP3ZEXQ9OUXvrYZqlIBUOf7xbjUpRIRdbsj+fZtp/JngbbRS0Rmy6vnLbRubHeRtn4/4peSkoK7N5kV9SNfTtnAYXZ/Eln5OMnOeiPcyyhb8ZG6por8HRiDCLDRV5G5sTiBCKvhS1EBrj1RYtxqbPBAfKDKrOxthI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=X8c1woaA; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="X8c1woaA" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6168ZCr71988468; Fri, 6 Feb 2026 10:02:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rKRJafa6ySD1hTQ3NhRNuellFDiTNtgs02y1e/7E/rA=; b=X8c1woaAPilEjcqj lsKIroJuiDZqcz4hL5eqL10DYqJZiSyYeGM1ijPCYPlHkSHjUj5sCHPt/KdBm3Dv mM75kfyrX8atle3F5pt36K3ldPBhxgyCgOg+PlIrXj7LzmFDTR8zlQioHam90mRG g4TXYB8hDEcRBuZH3QFMCJtKwBJeWHlM1h6RrJPQDE2rJMRz312ih3wnvrW1hV3Y piviMLh4jYudOHdsbQpV4WAJdKHA6mR3Dik9+GpWtA7xqhAhoKU1dYgaRFV8taGc EjGHj3LitTjdXsAKqB6wJzQ7VOWt8owq52Z4Lbz2Dy6P2Sp4mJmtdTeLzk98xp5N riTY+Q== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c4t0p4508-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 10:02:56 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 616A2tT3028748 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 6 Feb 2026 10:02:56 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 6 Feb 2026 02:02:51 -0800 From: Md Sadre Alam To: , , , , , , , , , , CC: , Subject: [PATCH v4 7/7] arm64: dts: qcom: ipq5332-rdp442: Remove eMMC support Date: Fri, 6 Feb 2026 15:32:02 +0530 Message-ID: <20260206100202.413834-8-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260206100202.413834-1-quic_mdalam@quicinc.com> References: <20260206100202.413834-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=ItITsb/g c=1 sm=1 tr=0 ts=6985bc51 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=fuWxvNZPvO_ztXA3lyEA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: Ds6UkQn9OTMPbkBvPaoEELMhIICb0VNI X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfX8O1HltXhNcqd dwhqsY38+nhv+HqGTvbAsAzKGp8xfNlrCE9+AoaK9iDmsezmvrlQSkRL8k2eNu4ADHyWr8ET75M FM1+9P5lyZ6n4oit6HPh5U5njMvoHch8ZtzSyFo736lRvd00Co+3qr+M1jry4x3ImVgWO4IuSfZ 8GSm2Xaa+GOeUAN0NtYKDywHg02kxYDwxJDCnz79xyYYo1L50rtF1wiKkjBCTy3jltNRbpeEEve HWnR6pM8d84bMq84dOjT6NID69syJdhsVxFw/tinis/lFsWIdW82Kuw06FmFMWciXQxpatB9Wmo ESDSwNEBSLC/v5M6Tg9O6ObiV/W0YtvNBiQJb0IraNrqlj97vjEIorfOoShDdDsAyDBp9dJYLaK Pjq7p796plldOwV6Bn24giaYvrx0lrE9gEEwhU0qAoxbAPZz9T1chmVUlWU0HMpzuXd3V/DwhYT 0hO6LSovUZ9d++748kQ== X-Proofpoint-GUID: Ds6UkQn9OTMPbkBvPaoEELMhIICb0VNI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-06_03,2026-02-05_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 bulkscore=0 spamscore=0 lowpriorityscore=0 adultscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602060067 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5332 RDP442 board configuration to align with the board's default NOR+NAND boot mode design. The IPQ5332 RDP442 board is designed with NOR+NAND as the default boot mode configuration. The eMMC and SPI NAND interface share same GPIO Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v4] * No change Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts | 34 --------------------- 1 file changed, 34 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts b/arch/arm64/boot/= dts/qcom/ipq5332-rdp442.dts index ed8a54eb95c0..6e2abde9ed89 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts @@ -35,17 +35,6 @@ flash@0 { }; }; =20 -&sdhc { - bus-width =3D <4>; - max-frequency =3D <192000000>; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - non-removable; - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - status =3D "okay"; -}; - &tlmm { i2c_1_pins: i2c-1-state { pins =3D "gpio29", "gpio30"; @@ -54,29 +43,6 @@ i2c_1_pins: i2c-1-state { bias-pull-up; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio13"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio12"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - spi_0_data_clk_pins: spi-0-data-clk-state { pins =3D "gpio14", "gpio15", "gpio16"; function =3D "blsp0_spi"; --=20 2.34.1