From nobody Sun Feb 8 20:35:19 2026 Received: from mx08-00376f01.pphosted.com (mx08-00376f01.pphosted.com [91.207.212.86]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6AC7F3016E7; Fri, 6 Feb 2026 10:00:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.86 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372006; cv=none; b=atim/1fk7/dESUVjynVUphC1RuCY/QgUG9bpwD4WEdqZ76Ilk+dUvlvR56gGIUpZY7knl5ZHoC38OieDdY+dxQjGKd/blhYeWJbp+Iunn+HADf+KEWwUqacN754ae7hd19eo04rx9f72B/srbAo9BZ2u2IuImnGU0YKjOTD5XNM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770372006; c=relaxed/simple; bh=4CNEF2rSXxydPhjwJVDCmqmTux0K4eh1A0JWX//4kns=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:To:CC; b=I2GXc0iIKoWZmKFRjI0pswuq4938/XR2f5NW3A+CUViO81cnMRqr+QmpFkjew+T4m8am0e4Dsy2UURdn/EnnpaQtraX+dIDulwmKJN3e/4ngzGx7yPAGHeuDPQNOAiqW/uUDGoriz03yFBY3FXwTu6srQrj9ncwtuw2cgOzcMLU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com; spf=pass smtp.mailfrom=imgtec.com; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b=fFZ7tNTS; arc=none smtp.client-ip=91.207.212.86 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imgtec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b="fFZ7tNTS" Received: from pps.filterd (m0168888.ppops.net [127.0.0.1]) by mx08-00376f01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6166Z4N73275617; Fri, 6 Feb 2026 09:59:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imgtec.com; h=cc :content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=dk201812; bh=VMWortO+nbOriHa43v80+id rMEdrIyPqpfdyd62/BgY=; b=fFZ7tNTSzvSxrrmJdtE4hnyeN9TUMm/pK32GYM9 1Bf8p16LCX43pNB9+VSZzXDYus4jqgB5YHk8dFddEgiW0/wnPbh7CSyvACgTRxrH 2FPCybCW/QvznyR3PSPE6Tb19/+T1eh9SBKfRmQkmfKOGWHOiV4BrviilQk95Kxv 6XrBG0VM3w3pbxE65HIiPuV/8UcNWA5JpTzdgdpcd2uCv/hN1fZ+qq9cXl7WL+jx nEYifxeCpehPqX3FiyniAlKrJcih8rx1aENU3gLIlIem6q87AqgeqVZ+g8wVRpJu G6HTH54czYMIsBVf2PsBSlDGRPf6NG8srQzO1zAt6yUJmlQ== Received: from hhmail01.hh.imgtec.org (83-244-153-141.cust-83.exponential-e.net [83.244.153.141]) by mx08-00376f01.pphosted.com (PPS) with ESMTPS id 4c4jfy0xpv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Feb 2026 09:59:54 +0000 (GMT) Received: from 1.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.ip6.arpa (172.25.6.240) by HHMAIL01.hh.imgtec.org (10.100.10.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.35; Fri, 6 Feb 2026 09:59:53 +0000 From: Matt Coster Date: Fri, 6 Feb 2026 09:59:49 +0000 Subject: [PATCH] drm/imagination: Fix ROGUE_MAX_COMPUTE_SHARED_REGISTERS Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260206-rogue-max-compute-shared-registers-v1-1-888249fa50b1@imgtec.com> X-B4-Tracking: v=1; b=H4sIAJS7hWkC/x3NQQqDMBBG4avIrDuQaDHgVUoXQf/EWWhkRosg3 t3Q5bd57yKDCoyG5iLFT0zKWuFfDY1zXDNYpmpqXds73znWkg/wEk8ey7IdO9jmqJhYkcV2qHF KCR7Bv0PoqIY2RZLzP/l87/sBrs8cCnQAAAA= X-Change-ID: 20260130-rogue-max-compute-shared-registers-fffe1e714773 To: Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter CC: Simon Perretta , Frank Binns , Brajesh Gupta , "Alessio Belle" , Alexandru Dadu , , , , Matt Coster X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1237; i=matt.coster@imgtec.com; h=from:subject:message-id; bh=4CNEF2rSXxydPhjwJVDCmqmTux0K4eh1A0JWX//4kns=; b=owGbwMvMwCFWuUfy8817WRsYT6slMWS27p45K5Tp1Ya6viCXucsNd+4QlNpZrl230zX0RGzxO pM9Z9+ZdpSyMIhxMMiKKbLsWGG5Qu2PmpbEjV/FMHNYmUCGMHBxCsBEbv5jZHg4Ieej+ca5P3Y+ fn4i3ztRfd1Nrpkb7ZYLbjp02yLu8roWhv851w4scHn79kv2pk//LebYqs6Sd/9xX2F9pLJO+KM thay8AA== X-Developer-Key: i=matt.coster@imgtec.com; a=openpgp; fpr=05A40CFCE7269D61D97100A1747F0A9036F90DFA X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA2MDA2NyBTYWx0ZWRfX5XdN1Vr9twWa cTeCgbfI01xNEO+tmZyDkuig5QeSmcIeHyHBGgDzBWdWU1WQ+BslAHj+571qJ9WwDQlOY8rgzrT FiTpFQKLUrGN8oMrvDFCslP3NSMnQgN03jmFT0v9oy0MwRFP/V0eGOnfy8ei1ZMmni0qeL/ukdA nRm87SgCciW8owoZaRQ+FzYzMpx1hJeH23Ee5ah0QanK5wdYkpLKNAvcvCuOqinchrVDSQZlwCe +2LOKt1xQzoSeo693n+RvqZzl7CiBJ2ySv2lLsxe8ZSNGfk9ko/DjiCn9QNnUAHTqsmUxHTgKTF VOtz5XaY/MuUUJ2xqj/1U275jbOm60WxhZP1Pc1eQFTTZnkx27UlzGS/uZUWglGDq2Tb/0fTSwt 2M7YZhzI0uAqB3C0tZ5iMt4bOgRfU1/G+1xF+2Z3+Z7owWAOTIBGfdlKRO26rZW1Sw8pkCaQnBq LVXdPKm9UXkxbCqHqsg== X-Proofpoint-ORIG-GUID: 1PNJdE0VR3sawAQTu5lzNjvDxrOGv42T X-Proofpoint-GUID: 1PNJdE0VR3sawAQTu5lzNjvDxrOGv42T X-Authority-Analysis: v=2.4 cv=GakaXAXL c=1 sm=1 tr=0 ts=6985bb9a cx=c_pps a=AKOq//PuzOIrVTIF9yBwbA==:117 a=AKOq//PuzOIrVTIF9yBwbA==:17 a=N16aOacbDtMA:10 a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=VwQbUJbxAAAA:8 a=r_1tXGB3AAAA:8 a=81mkaI_6koO-tMsR8hIA:9 a=QEXdDO2ut3YA:10 a=t8nPyN_e6usw4ciXM-Pk:22 Remove a spurious 2x multiplier from this def which can cause instability in larger compute workloads on hardware with enhancement 38020 present. Fixes: b41ae495207e ("drm/imagination: Add GPU register headers") Cc: stable@vger.kernel.org Suggested-by: Simon Perretta Signed-off-by: Matt Coster --- drivers/gpu/drm/imagination/pvr_rogue_defs.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/imagination/pvr_rogue_defs.h b/drivers/gpu/drm= /imagination/pvr_rogue_defs.h index 932b01686008..1fde3be43afe 100644 --- a/drivers/gpu/drm/imagination/pvr_rogue_defs.h +++ b/drivers/gpu/drm/imagination/pvr_rogue_defs.h @@ -114,7 +114,7 @@ ROGUE_CR_FWCORE_ADDR_REMAP_CONFIG0_CBASE_CLRMSK #define FWCORE_ADDR_REMAP_CONFIG0_SIZE_ALIGNSHIFT (12U) =20 -#define ROGUE_MAX_COMPUTE_SHARED_REGISTERS (2 * 1024) +#define ROGUE_MAX_COMPUTE_SHARED_REGISTERS 1024 #define ROGUE_MAX_VERTEX_SHARED_REGISTERS 1024 #define ROGUE_MAX_PIXEL_SHARED_REGISTERS 1024 #define ROGUE_CSRM_LINE_SIZE_IN_DWORDS (64 * 4 * 4) --- base-commit: 5023ca80f9589295cb60735016e39fc5cc714243 change-id: 20260130-rogue-max-compute-shared-registers-fffe1e714773