From nobody Mon Feb 9 17:23:25 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3AEE39E6E1 for ; Thu, 5 Feb 2026 08:59:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770281996; cv=none; b=JRW93/hul4/1rKZMXMRSLnysH+1lioC9vvknmQUEgASKzqJgWmA1SFg6g8lkAkt9oze0g+Py9OhHEnIR31Dso8i+ye+NrCsDU35hicmmEYW/2+KZkrKBZtfRstUIDh5xBSXBjbW0IAkHARhYDu7omtnNltejY4ripjTKIj7e9mU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770281996; c=relaxed/simple; bh=jYTuh6AvT00hS+ztrHmmCLD/Zg4HW7+s+/ojFxST5g4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=V9YNYINzPuwWu/nMrFXCscBbl1/Vni4rKSIrZnQzj3BXMu0UxChEReiSuzxb/a7pnB1Ltv0aMiSK/+zP/vyD7FTITkeJjl9MjVUegRS6SBNd/dITS1Gs1vmxkfn3nbJgWGkHF3IjY0Li6+2ijqljz6WIXPgpU07lxtc/8b8cty0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KfvJZ+YN; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=OpF/6gN0; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KfvJZ+YN"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="OpF/6gN0" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6153eMBT2760785 for ; Thu, 5 Feb 2026 08:59:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=wx772aEjSA5 JzRXh8350g7n9FN/U+r11KMjcQ5sjnLY=; b=KfvJZ+YN8DWRDfn4X/bwE8sMGkE 0Tc2ozgkIQnwVdE0BRbNR9+5BZFHyJC8MINTYFEQe6G/Slvy3dwRvqr1FdvAjqRX ouUt52zL8OnebdOORNKcTyejkKOa+RA/6ikf3pjqSWyrQpi4v+OJyN2tVXT+Omsn 0Lti2HjEGZ+hI5J51tBf96BzEjPHglwNYbVvK5eHjvjoJqybVz14glbNarr0atMb UORgOiNcGAwbfsB/WT7jYOU9MbgpuUhToOUP5rjQ3moN4ygG42LZzL4kJadLrWe9 6h7x+lA3PBAJDYXYxfihLgIPyVc8gH9t5wGW1nugmIWodHvaPSYCZLtPbeA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c4jpd11gs-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 05 Feb 2026 08:59:55 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-3545dbb7f14so717759a91.0 for ; Thu, 05 Feb 2026 00:59:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1770281995; x=1770886795; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wx772aEjSA5JzRXh8350g7n9FN/U+r11KMjcQ5sjnLY=; b=OpF/6gN0xejhoNXsMmEcQhnWEMWCryACGwPGV7Ta9v6T26NLu9jHxGlf686W+hKirj xjOPYE8FBYOHH0FGG5oj+Kkkz8c17fLm26/hekWb/e8UVPo/fX8Jz1N/wjYvEKF8cm0l 7P7oH6rzEYUvdq2PPY9mzPI94F0xJrctkWoxDDTO6GgTfFi0dOrWSGV/xbTVT6ph3bQk lMq7s3mJeNODCpvpmGDjAtvp+IXdAyan2MJ+sIF95+LUAp+g3bmWjOtvFZygqThnuDTY UMdX+GpEMngVKvSdWX6qEeEnft5AVVtIoA4zYPhuLoubz7XXXrzpFmlV8YRbjFweLcJm KNsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770281995; x=1770886795; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=wx772aEjSA5JzRXh8350g7n9FN/U+r11KMjcQ5sjnLY=; b=PfmoW1Vs5O+iNojJCdEr1fsEF5rG7JKymQ01eClIY5ff+jvWvlWLrF6fvhv6mWS2in OqUJNF3kkI1Kb9w+8op+IRsBnj7pyKaSAQKePdtZDyMkg3qZ08PFeL+FknyKZXa9RW0s 1J876yhKkpzN/Irnatpx1Si3KaOgQAX6TXppu52D24x1fHUywtkmm1zzLhy2cEdfLF8W 0YNY/KT17HqR3AGHCtPWfmj7tkiN8Dl7L8D3Jyg/fnMB9rdWy6TZ+Hz4OO0r6XXzYEkj BV4APjxDmaZOKo0cmKR9B3UIbvwo0Kn7QW5mBeYAm6Zfz4nPfSZSEXNJQ9lIOVEQqFWR Ub8Q== X-Forwarded-Encrypted: i=1; AJvYcCXzhTEniXXrC7V3GOg65SBmd3CSfSP0GJFlD/m6bDPaM2MRJUvrXZdgter8e1+/I6Adjl98fUczhKYy6RI=@vger.kernel.org X-Gm-Message-State: AOJu0YxqXdq4mFPcBDX7xW4+r/3niaqrDHq5u/zFUlsVsANYBZySPFd2 N3uqB4o/KoKQb9S1ij2jDAYz7pwY6CDJKA6sLo6HUaAd9/373TQKiUIWDXksPqr5mIgMcuJhMe8 9JiManjkOJB2eWR03gN4WOWzZx5YDZSHBQEye6QepkcO/pQL5rrfaaF0eBpPOYxPy5Fk= X-Gm-Gg: AZuq6aKTFCOl8STWM89/Dpcvj70Ftre92NOVl6bZWILUV2dk8fA7QOLWuYDIs+ICbvl VQZ0B0bfHrFouyZABKTYOXJenoeYwCH+YW9rL82Zcuxe9GoFJvc67M/DiBq6jI92ih7UG4c+n0H Aki3ebJ9RlOXIc0mDG4Zc2HgkKoJZVMoSL+tofsI+LdgiXvdapO6p1aNZc3bObGNufWURUsEEyZ GifR+fHUnzPLLGm/4KrtmctnycfgZVL7iARCfun1HRI7CcLS73S2HQXjlsu9x4qDLjk0ZqMOkZf L3qAlMNnGOKKFQME4L2O7nQv0ZQK0nbR0W5/68OOKE+khOJ/53nIAXpJOsWyTMlxFpg8xwuyBqI 2Vz/QXAauIuCqUFg1DZCP8RBV6wslbuWqcd4IcTeEvJWQDH85a1rX5eMwSIfUOXjEzsEzAVYi89 0L4T1rwnrHga8RT7NEjisWFYcfgjwIlIpynj7DMug= X-Received: by 2002:a05:6a21:e58d:b0:38d:f56f:cdde with SMTP id adf61e73a8af0-3937207383emr5542950637.8.1770281995191; Thu, 05 Feb 2026 00:59:55 -0800 (PST) X-Received: by 2002:a05:6a21:e58d:b0:38d:f56f:cdde with SMTP id adf61e73a8af0-3937207383emr5542926637.8.1770281994716; Thu, 05 Feb 2026 00:59:54 -0800 (PST) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c6c8572b4e7sm4361984a12.33.2026.02.05.00.59.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Feb 2026 00:59:54 -0800 (PST) From: Varadarajan Narayanan To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: sumit.garg@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, Varadarajan Narayanan , Konrad Dybcio Subject: [PATCH v5 2/4] arm64: dts: qcom: ipq9574-rdp433: Reorganize DTS to introduce eMMC support Date: Thu, 5 Feb 2026 14:29:34 +0530 Message-Id: <20260205085936.3220108-3-varadarajan.narayanan@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260205085936.3220108-1-varadarajan.narayanan@oss.qualcomm.com> References: <20260205085936.3220108-1-varadarajan.narayanan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjA1MDA2NCBTYWx0ZWRfXw+fBsn+id4kH b9cnTbLgmhaot68zHj4hNZ+9cSZ0rzGmvNFE3qUV2+Db7XDQkKC9F5c/5/wvDSttd7qvQ8HFqsc dAat7kyCJMo+jMmGZ8DuO/Eqqb5hqT9TiOnFRCCJa9Js+ZSyKZ5kdhfcsdsnykxyZ+XOHdeu6hr Nx+Z5gqZ1YzvehmqVMqBp0Cqn95gVk3PhxqdbhcUgycJ+c/Tik4MFrziN7YnqBdjIZQUUARjzyT NP1dGDQd9Ihg4YQzsx6T8BdwpbgG15WW/fE0d5Ulp1fz1hgqNHyOUsO9haZdbumEfUJJ/6Q/RQl eoiCPIT2l5T0AfqVenQXn3znu7uIBKZFkSgV3KJi5/cczSf/J1vODlkFGC3QaTNyXUGu5ENT4gI MWUmEWrIUbvFvF+vdKeR5NphgQRKiM39YpHPNJrJ1wj79+UmlteyCVKHijDDMdHSL2UJBn3NTZM qpD2jIxcRQa4jXX6KBg== X-Proofpoint-GUID: NWTQhAB9lpFd8SQRRXBw_bwHT6z0c_k3 X-Authority-Analysis: v=2.4 cv=d7j4CBjE c=1 sm=1 tr=0 ts=69845c0b cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=1Iu_2fk8mI7RMVeon3sA:9 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-ORIG-GUID: NWTQhAB9lpFd8SQRRXBw_bwHT6z0c_k3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-05_01,2026-02-05_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 phishscore=0 priorityscore=1501 suspectscore=0 adultscore=0 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602050064 Content-Type: text/plain; charset="utf-8" The RDP433 has NAND and eMMC variants. Presently, only NAND variant is supported. To enable support for eMMC variant, move the common nodes from ipq9574-rdp433.dts to ipq9574-rdp433-common.dtsi. ipq9574-rdp433-common.dtsi will be included in rdp433 NAND and eMMC DT files. Reviewed-by: Konrad Dybcio Signed-off-by: Varadarajan Narayanan --- v5: Enable qpic_nand in rdp433 dts as it is not enabled in common dts v4: Not enabling qpic_nand in ipq9574-rdp433.dts as it is enabled in ipq9574-rdp-common.dtsi v3: Since qpic_nand is disabled in ipq9574-rdp-common.dtsi, enable it here. Add 'Reviewed-by: Konrad Dybcio' v2: Move common nodes into ipq9574-rdp433-common.dtsi Trim down ipq9574-rdp433.dts and #include rdp433-common.dtsi --- .../boot/dts/qcom/ipq9574-rdp433-common.dtsi | 121 ++++++++++++++++++ arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 116 +---------------- 2 files changed, 122 insertions(+), 115 deletions(-) create mode 100644 arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi b/arch/arm= 64/boot/dts/qcom/ipq9574-rdp433-common.dtsi new file mode 100644 index 000000000000..3422058ac480 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * IPQ9574 RDP433 board device tree source + * + * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved. + * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +&pcie1_phy { + status =3D "okay"; +}; + +&pcie1 { + pinctrl-0 =3D <&pcie1_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 26 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 27 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie2_phy { + status =3D "okay"; +}; + +&pcie2 { + pinctrl-0 =3D <&pcie2_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 29 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 30 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie3_phy { + status =3D "okay"; +}; + +&pcie3 { + pinctrl-0 =3D <&pcie3_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 32 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 33 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&tlmm { + + pcie1_default: pcie1-default-state { + clkreq-n-pins { + pins =3D "gpio25"; + function =3D "pcie1_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio26"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + output-low; + }; + + wake-n-pins { + pins =3D "gpio27"; + function =3D "pcie1_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; + + pcie2_default: pcie2-default-state { + clkreq-n-pins { + pins =3D "gpio28"; + function =3D "pcie2_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio29"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + output-low; + }; + + wake-n-pins { + pins =3D "gpio30"; + function =3D "pcie2_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; + + pcie3_default: pcie3-default-state { + clkreq-n-pins { + pins =3D "gpio31"; + function =3D "pcie3_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio32"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-up; + output-low; + }; + + wake-n-pins { + pins =3D "gpio33"; + function =3D "pcie3_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/= dts/qcom/ipq9574-rdp433.dts index 73091067bad2..88439697c074 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts @@ -8,128 +8,14 @@ =20 /dts-v1/; =20 -#include #include "ipq9574-rdp-common.dtsi" +#include "ipq9574-rdp433-common.dtsi" =20 / { model =3D "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7"; compatible =3D "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574"; }; =20 -&pcie1_phy { - status =3D "okay"; -}; - -&pcie1 { - pinctrl-0 =3D <&pcie1_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 26 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 27 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&pcie2_phy { - status =3D "okay"; -}; - -&pcie2 { - pinctrl-0 =3D <&pcie2_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 29 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 30 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&pcie3_phy { - status =3D "okay"; -}; - -&pcie3 { - pinctrl-0 =3D <&pcie3_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 32 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 33 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - &qpic_nand { status =3D "okay"; }; - -&tlmm { - - pcie1_default: pcie1-default-state { - clkreq-n-pins { - pins =3D "gpio25"; - function =3D "pcie1_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio26"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-down; - output-low; - }; - - wake-n-pins { - pins =3D "gpio27"; - function =3D "pcie1_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; - - pcie2_default: pcie2-default-state { - clkreq-n-pins { - pins =3D "gpio28"; - function =3D "pcie2_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio29"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-down; - output-low; - }; - - wake-n-pins { - pins =3D "gpio30"; - function =3D "pcie2_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; - - pcie3_default: pcie3-default-state { - clkreq-n-pins { - pins =3D "gpio31"; - function =3D "pcie3_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio32"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-up; - output-low; - }; - - wake-n-pins { - pins =3D "gpio33"; - function =3D "pcie3_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; -}; --=20 2.34.1