From nobody Tue Feb 10 06:43:04 2026 Received: from mail-ej1-f41.google.com (mail-ej1-f41.google.com [209.85.218.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E32143CECD for ; Wed, 4 Feb 2026 18:06:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770228400; cv=none; b=cbZO7Ij755KHZN478Sbh3251TU5Wx+O4JlgyeDf1TZKqHoNV20DyYqsQoLIeATrRHks6B+Y6NkRQ0YGrysmKiqvBsD2JIBU+EaSEB7htvDX2ck8LlzbdACJ8JL+d3hgt1HDIkeHRCJ/Uwj5c8unYYwwQUb1IAaVGscq3xQ7Cs0o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770228400; c=relaxed/simple; bh=MwHv/Pah0HofbqmQTXjBWWt3XhKWksaouU08VSdJq8o=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=awWJnvFxiiV6Aasn07sDDdEYY6/D5sQdu6EgXPpR5pt19q7d+GrXRxP9OP/LxtJo23HxnXSyCXTtjrJPvH9UrTS/Vl00UeAo5M6BPEPwlUbrsfOPI6q7fOuRfgmG7XSBS6q2kpFGBbaum+nJvUqjxx29sZn4kH48vdVu9RFud8E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JRPx4Wo7; arc=none smtp.client-ip=209.85.218.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JRPx4Wo7" Received: by mail-ej1-f41.google.com with SMTP id a640c23a62f3a-b872f1c31f1so5498366b.0 for ; Wed, 04 Feb 2026 10:06:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770228398; x=1770833198; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xaPTfgvgMogdOb9ykgkaWfRyhOtpBPYKcL3dS1XRg48=; b=JRPx4Wo76aAZ0G+rjbOzhlwK7bqVfTsxMOCAhlDwnt1ItjVMAmTBP0OOu3leG3z/wB fpIHIbXe1iaq5i8pCDRo2at9fQtUZ9LxkhAondhf4wY9z5CfOxNuzT5YTF83prkksUtT IcjT3b3RrPXm+UWNprAUYT3uJ8seDyimiSDs+Ti1MhjRuGOTu+MOzfqJ0MkKcdScN9V9 R3u6AvHz5hGhWZdu4/JdrOSl0qwBXS8vUONJG3gx3FHn2LsnkVCYlJ8nkEDWSU5xnUjF 4JaIMJeRdi8BqPf+brnH5TpdYdn0X/eiGU/enW4jvETiVV0lOg9EFiVc3R8Pe9cntT+H 7HOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770228398; x=1770833198; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=xaPTfgvgMogdOb9ykgkaWfRyhOtpBPYKcL3dS1XRg48=; b=Wv94hG6pkvN5Yo6FTaHQmRGjeN2psrKlA5Z3K/xOyfWK4acCa/RKLRh/A5j7EKuY1J HOzUTllr+5AfgYPsCEDEvKJo4wrfObw6IEsuwhS24y9/5SzxCUUlTJ5lBJBlZYwLRsBh /e8RqZN1zUv47VbBFrSVnBGJ25m2lzp9XIG1ox4649Pun5dN+z4Dlx5Fqif1rLQgWcCT EizRSEfODDhZGsTvoCfYKYP2esJXU/CLoFradV270hJ83eDk3D1MwCqgwN8ttKtInjAR 5jgXyhDwzEeuSDC/BaLVrfUKyj6fw0sZMjoo9Fz198Jg5W8PInAu2CctXGPDzyECf4ZX kxiw== X-Forwarded-Encrypted: i=1; AJvYcCWXV4C7mdFttb1H2gqwntm9jmutq/ag1aW53I71izRiwpaYA7aIdX1qWpFA/Kiu/SM05X9E0V+dRaBZe1Q=@vger.kernel.org X-Gm-Message-State: AOJu0Yz1OmUxi+NaGEns1WBgnodlPQf3CXLcdoNwsvpay0+6jmGdy4NG 2iDFE+Wn719r8p+B8quwKupR0OCJgUULhDdJPRFtQJNfkVK1kBNMt3m5/itJLdnZ X-Gm-Gg: AZuq6aIzMtDEDpPLyYuYBXTtF4p/rZ94mI64EQ/6vKX2nUYTAmMuvn7vnCxCyPFhcz+ xsnoLoeWFsKkPIHoXgHwsRYyZTLK+WgZHZqdiPdhkvrxbWK2CH5zPeYW0BhvOVY0NTQPPr0zJuo wbaz68TRVH07Jf3vSzYqQTmU46qoC6Zs2iiuoliBdEZfo6SvyPgU+2BBwhsXfcYF75XlXjKS9+T GPbmY1bKCrEvVrQtAlgbUuhJsr7t1i+4t1Ggw75wvby2h/GXiF8Vuf54RPfbxDvlFs0hE9aQW8H mbUT20VgxPaAY0CSUiexmhDRxRLkoptoGJq1rLfj7FCc0KUT79mEZKiNFlab9Mal4yrG/sJiwv8 OseMWS7lhJnjNjXw1eohDRCDVnZ5Mb+8KkMp0ApBhhVpvaU8T0HORiMCtWGLnJpj4f6hWSMCoxu aZ92OwvfSkxmHqSRIoGYu2xndYFjog9WWMyLI= X-Received: by 2002:a17:907:3ea6:b0:b87:9d1d:ec6b with SMTP id a640c23a62f3a-b8e9ec21bb9mr239483866b.0.1770228398450; Wed, 04 Feb 2026 10:06:38 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:3c9f:a100:4d45:ebc7]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8ea0057dd1sm149677666b.65.2026.02.04.10.06.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Feb 2026 10:06:38 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v2 6/9] irqchip/renesas-rzg2l: Drop IRQC_IRQ_COUNT macro Date: Wed, 4 Feb 2026 18:06:22 +0000 Message-ID: <20260204180632.249139-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260204180632.249139-1-biju.das.jz@bp.renesas.com> References: <20260204180632.249139-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of External IRQs in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external IRQs where as RZ/G2L has only 8 external IRQ. Add irq_count variable in struct rzg2l_hw_info to handle this differences and drop the macro IRQC_IRQ_COUNT. Signed-off-by: Biju Das --- v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 18 ++++++++++-------- 1 file changed, 10 insertions(+), 8 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index e5393306f610..0de7db45d4c8 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -21,7 +21,6 @@ #include =20 #define IRQC_IRQ_START 1 -#define IRQC_IRQ_COUNT 8 #define IRQC_TINT_COUNT 32 =20 #define ISCR 0x10 @@ -68,10 +67,12 @@ struct rzg2l_irqc_reg_cache { =20 /** * struct rzg2l_hw_info - Interrupt Control Unit controller hardware info = structure. + * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts */ struct rzg2l_hw_info { + u8 irq_count; u8 tint_start; u8 num_irq; }; @@ -144,7 +145,7 @@ static void rzg2l_irqc_eoi(struct irq_data *d) unsigned int hw_irq =3D irqd_to_hwirq(d); =20 raw_spin_lock(&priv->lock); - if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D IRQC_IRQ_COUNT) + if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D priv->info->irq_count) rzg2l_clear_irq_int(priv, hw_irq); else if (hw_irq >=3D priv->info->tint_start && hw_irq < priv->info->num_i= rq) rzg2l_clear_tint_int(priv, hw_irq); @@ -190,7 +191,7 @@ static void rzfive_irqc_mask(struct irq_data *d) unsigned int hwirq =3D irqd_to_hwirq(d); =20 raw_spin_lock(&priv->lock); - if (hwirq >=3D IRQC_IRQ_START && hwirq <=3D IRQC_IRQ_COUNT) + if (hwirq >=3D IRQC_IRQ_START && hwirq <=3D priv->info->irq_count) rzfive_irqc_mask_irq_interrupt(priv, hwirq); else if (hwirq >=3D priv->info->tint_start && hwirq < priv->info->num_irq) rzfive_irqc_mask_tint_interrupt(priv, hwirq); @@ -204,7 +205,7 @@ static void rzfive_irqc_unmask(struct irq_data *d) unsigned int hwirq =3D irqd_to_hwirq(d); =20 raw_spin_lock(&priv->lock); - if (hwirq >=3D IRQC_IRQ_START && hwirq <=3D IRQC_IRQ_COUNT) + if (hwirq >=3D IRQC_IRQ_START && hwirq <=3D priv->info->irq_count) rzfive_irqc_unmask_irq_interrupt(priv, hwirq); else if (hwirq >=3D priv->info->tint_start && hwirq < priv->info->num_irq) rzfive_irqc_unmask_tint_interrupt(priv, hwirq); @@ -400,7 +401,7 @@ static int rzg2l_irqc_set_type(struct irq_data *d, unsi= gned int type) unsigned int hw_irq =3D irqd_to_hwirq(d); int ret =3D -EINVAL; =20 - if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D IRQC_IRQ_COUNT) + if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D priv->info->irq_count) ret =3D rzg2l_irq_set_type(d, type); else if (hw_irq >=3D priv->info->tint_start && hw_irq < priv->info->num_i= rq) ret =3D rzg2l_tint_set_edge(d, type); @@ -500,7 +501,7 @@ static int rzg2l_irqc_alloc(struct irq_domain *domain, = unsigned int virq, * from 16-31 bits. TINT from the pinctrl driver needs to be programmed * in IRQC registers to enable a given gpio pin as interrupt. */ - if (hwirq > IRQC_IRQ_COUNT) { + if (hwirq > priv->info->irq_count) { tint =3D TINT_EXTRACT_GPIOINT(hwirq); hwirq =3D TINT_EXTRACT_HWIRQ(hwirq); =20 @@ -607,8 +608,9 @@ static int rzg2l_irqc_common_probe(struct platform_devi= ce *pdev, struct device_n } =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { - .tint_start =3D IRQC_IRQ_START + IRQC_IRQ_COUNT, - .num_irq =3D IRQC_IRQ_START + IRQC_IRQ_COUNT + IRQC_TINT_COUNT, + .irq_count =3D 8, + .tint_start =3D IRQC_IRQ_START + 8, + .num_irq =3D IRQC_IRQ_START + 8 + IRQC_TINT_COUNT, }; =20 static int rzg2l_irqc_probe(struct platform_device *pdev, struct device_no= de *parent) --=20 2.43.0