From nobody Tue Feb 10 01:35:56 2026 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F831280330 for ; Wed, 4 Feb 2026 14:23:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770215009; cv=none; b=BUXGkyhjX/BbHh0Mxt+0rO2GocvPmg65Oq2nKKjyPx8jaiEjMhWK9apIdj7iDibLU5JWK5ePg0wybnddUy1RmWDkJyC+LfXRJLGSdoInFQ1l9EZoJ//VkBus9USZLSKs+tNX17V+Icwrd/dznNcion9uBnqDyYX2VAZ3BP6wUXs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770215009; c=relaxed/simple; bh=7uZA7LNr7iPsl7XDZ3uueymNvVT1Vu2jXQb+PyBTyuQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WTs6nZZ51S0iSEbtw1S+8pszHSQUosu6pdPOAH6DJwBSO6OHBTr6pBaV89U217cQ5rEpHbRbeOroxRr29AmW5yi7DhaWJEqUMqiDemlchkROTpcd4ROCeBQp84TaaZxG43aWufhsXkSmxXDv2GGEN3ee0+6/cjTvzoEKgMWq3Oc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=C20a6ZDo; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="C20a6ZDo" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-b885e8c679bso1080868666b.1 for ; Wed, 04 Feb 2026 06:23:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770215007; x=1770819807; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dqD4SOzNdzRZRBlGF2cldwsLifXb9u+irjs2hZVgIzU=; b=C20a6ZDoKnopVCH1GQYS0QSbbo1oCnMzX9RDttoly18534gRLAdDb2QJYxF9rIwVBt fp/e9DhVhjkd1bp3kI75aM4lOpSsWmeo2PwdN+EhqZXAdg112ggrCytn70SpiKbUDXy2 I4/yCOspFMvz0Vf+vDdApWWIqZ2wFlaeUGBvVfUAVuIPm+c4QopXY4c26MBBtJeH2al1 p3al1ZjgsMrZWvTnZ+tGfPT8J1AYS7xIysOdKQCemSkYMyqSO4ScqzQd7G0b3kLYnOR3 /7tw9dX66xS1juQOSM3MecKrNx4iy6CctZXN82eH0M+jY9Vw9bj4xXfsEYJqgPXMYnEd /XfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770215007; x=1770819807; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=dqD4SOzNdzRZRBlGF2cldwsLifXb9u+irjs2hZVgIzU=; b=Jtdg9Ykg++rCo81d8eS8pr2WkUp4xSAR4KsHomv/qVCqXQTtGXZwSRBoJ0x76O/5t5 8slVDXn0rod+LdipdbKPWB242S3WTohXvlHOK8OdAoVuK1bpVCwM/YFu7SGBkKz+s7Ir uDvdldQeY9Xh+HMvLnjYvgBseovzuu32vphEnrxC9o/v8x9IMnM3zLIYCNNRVN1l4k+X +X24C7aPiCttCwq6+cgfduoqdAQYdPDYL7JP+dkXO1554/i5fmoHlXQoFLYxjaJPnLlJ JFS2VovGRFJbm5cwieRLsjOdPH0Z4Gwv9LK8Icoo7CVkPVWMBZJfPO7tYjN1tx9pVnOK czUw== X-Forwarded-Encrypted: i=1; AJvYcCXgN5SIPWF/KkNaXM/SNm70yYpzrGEE8RgLUFnPuBf664Afxdy7tv7KkBY+vaA335I8jb9WvKXoSnloDlE=@vger.kernel.org X-Gm-Message-State: AOJu0Yz/O+aSvABkzZDgNAx4fdI29RIGg/hk5O2HM2LVTC5TAZq6y7F3 /IItCww78j0k0/bz2JI6sk1o1WlqKIm2DjLPQzivXyQP4MbdKLdiRRoeHtMSZ/V9 X-Gm-Gg: AZuq6aI4M65JykApOs1CkiFXrw/mEZqQIU9w83hfQGnLLrUdq1Ho6WJ/sdB9qWxG6Gj tE1pCzQIig3pBtUl3bX0bxr7wJtWrOj8AR254zZpL8b9aTlnw5if2cvt3MYCjX/QiRxlLrnZ2eX kDmjwLnRknjeip/g8ph1Q3LnoR68g4y0x7DlAmbcjtrU6KicBwK30uMD+6cG+FtLwyWjp1zlBsr 9Uo9xWM2MorPtw9ieo3yw6vp+2xZwTnUZlyK07V19g+NlbvtHWCgI9xjuZNa7BFumo5ANPcvq0w llF1ECzQw+V6cDT7ruTUDcDXLSp322c64yff1Obb56JIB1Xp1SbCFgp2ahRBJ3ydS3VT2HsN7Mh zuFO0ZqtM0G1UKNvnDA9/GU4dAmw+v3FefEOE1PlknknDfeMV/HSAD7INQpiDLX82oY6axX3AqO J1XcEcnZ7UBgpNXhP8o2SAwQsLotcGQ+Rzdxo= X-Received: by 2002:a17:906:ee8e:b0:b8e:92e:d30b with SMTP id a640c23a62f3a-b8e9f086a2amr246615366b.21.1770215007210; Wed, 04 Feb 2026 06:23:27 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:3c9f:a100:4d45:ebc7]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8ea001ea7dsm129038366b.47.2026.02.04.06.23.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Feb 2026 06:23:26 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH 7/8] irqchip/renesas-rzg2l: Add shared irq support Date: Wed, 4 Feb 2026 14:23:15 +0000 Message-ID: <20260204142320.103184-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260204142320.103184-1-biju.das.jz@bp.renesas.com> References: <20260204142320.103184-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of External IRQs in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external IRQs out of which it shares 8 IRQs with TINT, where as RZ/G2L has only 8 external IRQ. Add shared_irq variable in struct rzg2l_hw_info to handle this differences by adding the callback irq_{request,release}_resources(). Signed-off-by: Biju Das --- drivers/irqchip/irq-renesas-rzg2l.c | 94 +++++++++++++++++++++++++++++ 1 file changed, 94 insertions(+) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 06c439c98ff5..59108e1d53ec 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -29,6 +29,8 @@ #define TITSR(n) (0x24 + (n) * 4) #define TITSR0_MAX_INT 16 #define TITSEL_WIDTH 0x2 +#define INTTSEL 0x2c +#define TINTSEL(n) BIT(n) #define TSSR(n) (0x30 + ((n) * 4)) #define TIEN BIT(7) #define TSSEL_SHIFT(n) (8 * (n)) @@ -58,10 +60,12 @@ /** * struct rzg2l_irqc_reg_cache - registers cache (necessary for suspend/re= sume) * @iitsr: IITSR register + * @inttsel: INTTSEL register * @titsr: TITSR registers */ struct rzg2l_irqc_reg_cache { u32 iitsr; + u32 inttsel; u32 titsr[2]; }; =20 @@ -71,12 +75,14 @@ struct rzg2l_irqc_reg_cache { * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts + * @shared_irq_cnt: Number of shared interrupts */ struct rzg2l_hw_info { const u8 *tssel_lut; u8 irq_count; u8 tint_start; u8 num_irq; + u8 shared_irq_cnt; }; =20 /** @@ -295,6 +301,87 @@ static void rzg2l_irqc_irq_enable(struct irq_data *d) irq_chip_enable_parent(d); } =20 +static bool rzg2l_irqc_is_shared_irqc(const struct rzg2l_hw_info *info, un= signed int hw_irq) +{ + return ((hw_irq >=3D (info->tint_start - info->shared_irq_cnt)) && + hw_irq < info->tint_start); +} + +static bool rzg2l_irqc_is_shared_tint(const struct rzg2l_hw_info *info, un= signed int hw_irq) +{ + return ((hw_irq >=3D (info->num_irq - info->shared_irq_cnt)) && + hw_irq < info->num_irq); +} + +static int rzg2l_irqc_irq_request_resources(struct irq_data *d) +{ + unsigned int hw_irq =3D irqd_to_hwirq(d); + struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); + const struct rzg2l_hw_info *info =3D priv->info; + u32 offset, tssr_offset; + u8 tssr_index, tssel_shift; + u32 reg, inttsel_reg; + u8 value; + + if (!info->shared_irq_cnt) + return 0; + + if (rzg2l_irqc_is_shared_irqc(info, hw_irq)) { + offset =3D hw_irq + IRQC_TINT_COUNT - info->tint_start; + tssr_offset =3D TSSR_OFFSET(offset); + tssr_index =3D TSSR_INDEX(offset); + tssel_shift =3D TSSEL_SHIFT(tssr_offset); + + reg =3D readl_relaxed(priv->base + TSSR(tssr_index)); + value =3D (reg & (TIEN << tssel_shift)) >> tssel_shift; + if (value) + goto err_conflict; + + raw_spin_lock(&priv->lock); + inttsel_reg =3D readl_relaxed(priv->base + INTTSEL); + inttsel_reg |=3D TINTSEL(offset); + writel_relaxed(inttsel_reg, priv->base + INTTSEL); + raw_spin_unlock(&priv->lock); + } else if (rzg2l_irqc_is_shared_tint(info, hw_irq)) { + offset =3D hw_irq - info->tint_start; + tssr_offset =3D TSSR_OFFSET(offset); + tssr_index =3D TSSR_INDEX(offset); + + inttsel_reg =3D readl_relaxed(priv->base + INTTSEL); + value =3D (inttsel_reg & TINTSEL(offset)) >> offset; + if (value) + goto err_conflict; + } + + return 0; + +err_conflict: + pr_err("%s: Shared SPI conflict!\n", __func__); + return -EBUSY; +} + +static void rzg2l_irqc_irq_release_resources(struct irq_data *d) +{ + unsigned int hw_irq =3D irqd_to_hwirq(d); + struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); + const struct rzg2l_hw_info *info =3D priv->info; + u32 offset; + u8 inttsel_reg; + + if (!priv->info->shared_irq_cnt) + return; + + if (rzg2l_irqc_is_shared_irqc(info, hw_irq)) { + offset =3D hw_irq + IRQC_TINT_COUNT - info->tint_start; + + raw_spin_lock(&priv->lock); + inttsel_reg =3D readl_relaxed(priv->base + INTTSEL); + inttsel_reg &=3D ~TINTSEL(offset); + writel_relaxed(inttsel_reg, priv->base + INTTSEL); + raw_spin_unlock(&priv->lock); + } +} + static int rzg2l_irq_set_type(struct irq_data *d, unsigned int type) { struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); @@ -422,6 +509,8 @@ static int rzg2l_irqc_irq_suspend(void *data) void __iomem *base =3D rzg2l_irqc_data->base; =20 cache->iitsr =3D readl_relaxed(base + IITSR); + if (rzg2l_irqc_data->info->shared_irq_cnt) + cache->inttsel =3D readl_relaxed(base + INTTSEL); for (u8 i =3D 0; i < 2; i++) cache->titsr[i] =3D readl_relaxed(base + TITSR(i)); =20 @@ -440,6 +529,8 @@ static void rzg2l_irqc_irq_resume(void *data) */ for (u8 i =3D 0; i < 2; i++) writel_relaxed(cache->titsr[i], base + TITSR(i)); + if (rzg2l_irqc_data->info->shared_irq_cnt) + writel_relaxed(cache->inttsel, base + INTTSEL); writel_relaxed(cache->iitsr, base + IITSR); } =20 @@ -459,6 +550,8 @@ static const struct irq_chip rzg2l_irqc_chip =3D { .irq_unmask =3D irq_chip_unmask_parent, .irq_disable =3D rzg2l_irqc_irq_disable, .irq_enable =3D rzg2l_irqc_irq_enable, + .irq_request_resources =3D rzg2l_irqc_irq_request_resources, + .irq_release_resources =3D rzg2l_irqc_irq_release_resources, .irq_get_irqchip_state =3D irq_chip_get_parent_state, .irq_set_irqchip_state =3D irq_chip_set_parent_state, .irq_retrigger =3D irq_chip_retrigger_hierarchy, @@ -640,6 +733,7 @@ static const struct rzg2l_hw_info rzg3l_hw_params =3D { .irq_count =3D 16, .tint_start =3D IRQC_IRQ_START + 16, .num_irq =3D IRQC_IRQ_START + 16 + IRQC_TINT_COUNT, + .shared_irq_cnt =3D 8, }; =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { --=20 2.43.0