From nobody Tue Feb 10 06:27:51 2026 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D773413226 for ; Wed, 4 Feb 2026 14:23:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770215007; cv=none; b=Riazf22QC8zQaEo1Tl00pz/ExB/jl12Q0jfQLBIro961FkoSOMkAXpxtM656QOp8wb9BzZdRWbkY12tdzqgl0ppfDefOWIhW+2SHbVEjW8EZ16hiVnXkeHzUVT2AQNhL4pSiHFibYSxwhJ4d4Ni4zLtx+i30l0AKr4bnkteBy88= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770215007; c=relaxed/simple; bh=MSRFo2crIcOJkaH4o2xo/M8idc65w/dU332G575LEgE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eIcf2YRiCGAgzr7pJ1+7e+UInMFrnvOme8GVEQ2GfYOAaoLUU3rqtqHLKAEnJ1h3Y5x1agKbR6827FNkIdOWeHqSgB5oI5hYSmFudhI6cZfK8zudo+VwxBZ9jwXNV26JKylAOdVZEvfrPg4vxpaFhDG4EvwgNawOmK4iN4tDCb0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bLRyBmYL; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bLRyBmYL" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-b86ed375d37so922822666b.3 for ; Wed, 04 Feb 2026 06:23:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770215005; x=1770819805; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pvf/j5r3fxogIJNtwMp54ndm6avrMEeWBQ2S4kb33Lg=; b=bLRyBmYLowedJIDWx9XdvHO3tbgwtH00Z+VmZpTPfPPbWDsDKvWIIWPdsUdzFDCd3C ME1YEeH4O5oLuzqBjGXfhanS9hcK+ZQh/uIr9Pd97Gpe1PpZ6I99PhagRThp3Cw6rP1k Zsj49tA3P4x6TSiu1gxGB+qjQ3uvknW0sj/dfVpBFwOkZtqTLKOnKVi+Kr8ROySGoZgr W9ue2BxzMWTmOyCC2BipE2DJUhqi0T0Q4RB2AqX5VcoHLhZfWDgrKhQBhCldyxVfXVR2 UQa/EMNHHeADfXIpJBzDZsrpXsctlyoeqmjMlworiCHk6ECkBWY7OJ1k7MrWco3hCY2T vEqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770215005; x=1770819805; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=pvf/j5r3fxogIJNtwMp54ndm6avrMEeWBQ2S4kb33Lg=; b=qS9yYRM1oytIvKuQpCM8piujHcwHZPJQ7rs8JHnl79DW4MBh8HtOAcrOwt9p4QVXvO nSLQJ4rXbrno+NlOUe8Lx9pEC5qj5IbiBRqebSH7NEIdl1hH+8gRO3GSWv2432ktgGg/ dWI6G5IMFUOxgVQLAc83OcwcQge1wWw16qDSxRTgIhaUFn8/dh+5lQR5pcvIN5CxYAxg +9m3QZpU7gKWCqeyxRMCKTuQPA0u1r1Rz7E0eV1gDQZ3zZ2W191SG8oC3+ap1D8MF4b5 K7h9G90sfv8THEGBcbhIu8QYqjr1Z305zRYZa+q0LLhem9uJTmljY98zO/7M1YYBU4o3 Y8dw== X-Forwarded-Encrypted: i=1; AJvYcCXCuarpVLfmauh5QLZ4aGckA+Pq5r0rn9mIJfdCOmzPsqMQnbaj1zDEwcsq2LNAHbV2vtJXimgG7BykSd8=@vger.kernel.org X-Gm-Message-State: AOJu0Yxh297MRZ//TdqUB2fXxbobpN+0gN7cr5g2pNaCK4U4METr1e/N YiXV0qeetzqZ+7nKaq+8/Hwv7Kj4bOewxxGybk15tVC2nEQFR6Q+GRcu X-Gm-Gg: AZuq6aLECA+YJIfCmRrbiRZ8oamhORdx5d5tweNKsqT7KKRFNRYoyXNh2KU4sVMpjTI EKm1FQvJAe89XXrJfcREAVRuY+YYqk0Y6dWItrx7f1znMvMEHBi1NGgO6XYL+oBObkDm6I9V7dQ YVg11qLQFPd5rulBlqmFyL71dWUnXbeFHS8cKh/67truDhbCPxAue+NHq5RkHhrQo3hzXe0JwQc BghbBREtrdfi9nPdqQ5LUeFPiinsOpR1aU4N9gTo3NwDhQdOn7AqkPOCjkkfVPOREo0aLdDMFBt 2botJxjOwDKZ788QS9vrcC5hi+fLiDitD7XJjXuPo8+KOPE8i7LY4PcF4ZDIVT0x6bnLSy/FOQ0 pLVaWiBiZwBEuL5VrPUnjXIrggIyYDt7HkPWYfZ96xrhkAQPlqlysWWXnVXXcUjAZibitu0M8Js bcEoXcZtnYTcEjpcDThGD0jQmUSmuoEUoYRL0= X-Received: by 2002:a17:907:d78b:b0:b87:1669:de1a with SMTP id a640c23a62f3a-b8e9f35d918mr216902266b.64.1770215005288; Wed, 04 Feb 2026 06:23:25 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:3c9f:a100:4d45:ebc7]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8ea001ea7dsm129038366b.47.2026.02.04.06.23.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Feb 2026 06:23:25 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH 4/8] irqchip/renesas-rzg2l: Drop IRQC_TINT_START macro Date: Wed, 4 Feb 2026 14:23:12 +0000 Message-ID: <20260204142320.103184-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260204142320.103184-1-biju.das.jz@bp.renesas.com> References: <20260204142320.103184-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The IRQC_TINT_START value is different for RZ/G3L and RZ/G2L SoC. Add tint_start variable in struct rzg2l_hw_info to handle this differences and drop the macro IRQC_TINT_START. Signed-off-by: Biju Das --- drivers/irqchip/irq-renesas-rzg2l.c | 30 +++++++++++++++-------------- 1 file changed, 16 insertions(+), 14 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index cd9909a85280..e5393306f610 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -22,7 +22,6 @@ =20 #define IRQC_IRQ_START 1 #define IRQC_IRQ_COUNT 8 -#define IRQC_TINT_START (IRQC_IRQ_START + IRQC_IRQ_COUNT) #define IRQC_TINT_COUNT 32 =20 #define ISCR 0x10 @@ -69,9 +68,11 @@ struct rzg2l_irqc_reg_cache { =20 /** * struct rzg2l_hw_info - Interrupt Control Unit controller hardware info = structure. + * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts */ struct rzg2l_hw_info { + u8 tint_start; u8 num_irq; }; =20 @@ -123,7 +124,7 @@ static void rzg2l_clear_irq_int(struct rzg2l_irqc_priv = *priv, unsigned int hwirq =20 static void rzg2l_clear_tint_int(struct rzg2l_irqc_priv *priv, unsigned in= t hwirq) { - u32 bit =3D BIT(hwirq - IRQC_TINT_START); + u32 bit =3D BIT(hwirq - priv->info->tint_start); u32 reg; =20 reg =3D readl_relaxed(priv->base + TSCR); @@ -145,7 +146,7 @@ static void rzg2l_irqc_eoi(struct irq_data *d) raw_spin_lock(&priv->lock); if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D IRQC_IRQ_COUNT) rzg2l_clear_irq_int(priv, hw_irq); - else if (hw_irq >=3D IRQC_TINT_START && hw_irq < priv->info->num_irq) + else if (hw_irq >=3D priv->info->tint_start && hw_irq < priv->info->num_i= rq) rzg2l_clear_tint_int(priv, hw_irq); raw_spin_unlock(&priv->lock); irq_chip_eoi_parent(d); @@ -170,7 +171,7 @@ static void rzfive_irqc_unmask_irq_interrupt(struct rzg= 2l_irqc_priv *priv, static void rzfive_irqc_mask_tint_interrupt(struct rzg2l_irqc_priv *priv, unsigned int hwirq) { - u32 bit =3D BIT(hwirq - IRQC_TINT_START); + u32 bit =3D BIT(hwirq - priv->info->tint_start); =20 writel_relaxed(readl_relaxed(priv->base + TMSK) | bit, priv->base + TMSK); } @@ -178,7 +179,7 @@ static void rzfive_irqc_mask_tint_interrupt(struct rzg2= l_irqc_priv *priv, static void rzfive_irqc_unmask_tint_interrupt(struct rzg2l_irqc_priv *priv, unsigned int hwirq) { - u32 bit =3D BIT(hwirq - IRQC_TINT_START); + u32 bit =3D BIT(hwirq - priv->info->tint_start); =20 writel_relaxed(readl_relaxed(priv->base + TMSK) & ~bit, priv->base + TMSK= ); } @@ -191,7 +192,7 @@ static void rzfive_irqc_mask(struct irq_data *d) raw_spin_lock(&priv->lock); if (hwirq >=3D IRQC_IRQ_START && hwirq <=3D IRQC_IRQ_COUNT) rzfive_irqc_mask_irq_interrupt(priv, hwirq); - else if (hwirq >=3D IRQC_TINT_START && hwirq < priv->info->num_irq) + else if (hwirq >=3D priv->info->tint_start && hwirq < priv->info->num_irq) rzfive_irqc_mask_tint_interrupt(priv, hwirq); raw_spin_unlock(&priv->lock); irq_chip_mask_parent(d); @@ -205,7 +206,7 @@ static void rzfive_irqc_unmask(struct irq_data *d) raw_spin_lock(&priv->lock); if (hwirq >=3D IRQC_IRQ_START && hwirq <=3D IRQC_IRQ_COUNT) rzfive_irqc_unmask_irq_interrupt(priv, hwirq); - else if (hwirq >=3D IRQC_TINT_START && hwirq < priv->info->num_irq) + else if (hwirq >=3D priv->info->tint_start && hwirq < priv->info->num_irq) rzfive_irqc_unmask_tint_interrupt(priv, hwirq); raw_spin_unlock(&priv->lock); irq_chip_unmask_parent(d); @@ -216,8 +217,8 @@ static void rzfive_tint_irq_endisable(struct irq_data *= d, bool enable) struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); unsigned int hwirq =3D irqd_to_hwirq(d); =20 - if (hwirq >=3D IRQC_TINT_START && hwirq < priv->info->num_irq) { - u32 offset =3D hwirq - IRQC_TINT_START; + if (hwirq >=3D priv->info->tint_start && hwirq < priv->info->num_irq) { + u32 offset =3D hwirq - priv->info->tint_start; u32 tssr_offset =3D TSSR_OFFSET(offset); u8 tssr_index =3D TSSR_INDEX(offset); u32 reg; @@ -261,9 +262,9 @@ static void rzg2l_tint_irq_endisable(struct irq_data *d= , bool enable) struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); unsigned int hw_irq =3D irqd_to_hwirq(d); =20 - if (hw_irq >=3D IRQC_TINT_START && hw_irq < priv->info->num_irq) { + if (hw_irq >=3D priv->info->tint_start && hw_irq < priv->info->num_irq) { struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); - u32 offset =3D hw_irq - IRQC_TINT_START; + u32 offset =3D hw_irq - priv->info->tint_start; u32 tssr_offset =3D TSSR_OFFSET(offset); u8 tssr_index =3D TSSR_INDEX(offset); u32 reg; @@ -354,7 +355,7 @@ static int rzg2l_tint_set_edge(struct irq_data *d, unsi= gned int type) { struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); unsigned int hwirq =3D irqd_to_hwirq(d); - u32 titseln =3D hwirq - IRQC_TINT_START; + u32 titseln =3D hwirq - priv->info->tint_start; u32 tssr_offset =3D TSSR_OFFSET(titseln); u8 tssr_index =3D TSSR_INDEX(titseln); u8 index, sense; @@ -401,7 +402,7 @@ static int rzg2l_irqc_set_type(struct irq_data *d, unsi= gned int type) =20 if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D IRQC_IRQ_COUNT) ret =3D rzg2l_irq_set_type(d, type); - else if (hw_irq >=3D IRQC_TINT_START && hw_irq < priv->info->num_irq) + else if (hw_irq >=3D priv->info->tint_start && hw_irq < priv->info->num_i= rq) ret =3D rzg2l_tint_set_edge(d, type); if (ret) return ret; @@ -503,7 +504,7 @@ static int rzg2l_irqc_alloc(struct irq_domain *domain, = unsigned int virq, tint =3D TINT_EXTRACT_GPIOINT(hwirq); hwirq =3D TINT_EXTRACT_HWIRQ(hwirq); =20 - if (hwirq < IRQC_TINT_START) + if (hwirq < priv->info->tint_start) return -EINVAL; } =20 @@ -606,6 +607,7 @@ static int rzg2l_irqc_common_probe(struct platform_devi= ce *pdev, struct device_n } =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { + .tint_start =3D IRQC_IRQ_START + IRQC_IRQ_COUNT, .num_irq =3D IRQC_IRQ_START + IRQC_IRQ_COUNT + IRQC_TINT_COUNT, }; =20 --=20 2.43.0