From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f66.google.com (mail-wr1-f66.google.com [209.85.221.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 49C4C31A567 for ; Tue, 3 Feb 2026 10:30:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.66 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114638; cv=none; b=bb35Yn0L7sO+zibRKoAW7z7+df5d28ZlEYtPEtVQ9+iwj8gMH4oIDH/fWVcebm/16k8BQ28zt2SOIaEArCukctvDq30OsDWgIG3KFmUzKRnJ3BR40GB/gtPiE7ROkFOtkQVqiuWTEaTBvYbhDm0Nm/zoineL4yxmRx+O1KUg+I8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114638; c=relaxed/simple; bh=PjFk164I71mZxjVv/pn85dLTnDDTC9xoAQHGjiSsSzM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Z5sj7+lTO+u8J5LOkYAEsd+OJoxGU2vB6yTfkJoYn3eELV7Ajd9gst/0/SjE1hl8+UMx3WYyf/6wHwmSH7Nu2gWVRzQfwnQdegxOFfu5/aTx8oNHNXkfS+Psv2EttwUrO1ZsCtLmXQ2cct0ghZEpViKOuP6ycRvTeq1UKLrmYi0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VDOp+1Qq; arc=none smtp.client-ip=209.85.221.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VDOp+1Qq" Received: by mail-wr1-f66.google.com with SMTP id ffacd0b85a97d-432d2c7a8b9so4671592f8f.2 for ; Tue, 03 Feb 2026 02:30:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114634; x=1770719434; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1U+dkg/+uoRE1uMSj0xkZIAtaZIHuboawXSgHR45QSU=; b=VDOp+1Qqhmta6P9zx3krp0YNF9MNafOkWV5JgHTha1WegG8L7HsN2ArHCah+QtoTa8 /7eLs2u6AgkEukxXBL9qzmdBWT0oQunF4g4ckqdCSSKtJg/WWszmXxlp4MmxnuIKyixh e3DjwPDCHok89TsyBZMaUpNmwut64PGxLfGV5cYQTdN7gKGSvsEOv/haoUS3/rY6K89C kugC4l5m3+MY8VKypR2vRq4OKuDqaw0R/WGHU8tpqlGBCggLHc4IHJgCObMNiwymQokO UQ5ewHbLAOAKh8rVmGIcGpEeiGrdXibRMHKJBe9+UlORfFfblkJ/iw6HeaIhdvLALTpQ 8HuA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114634; x=1770719434; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1U+dkg/+uoRE1uMSj0xkZIAtaZIHuboawXSgHR45QSU=; b=h62aaOMG1osGUlIfbKhyqXUqYDp8TPg8zZ1iJlHtSlh0mc436YGvJN4A6UAssn2Y2p 2/juiSa20H1qSdLMBWAF4W/XPpYFDnfe9XGgutZayxWxcfztwC5cKx5CsmZxPOzcPT5r w78T/Lo/BJwgM3eeJ9benaWv/RoTv3DJv/oMG7GgBE7OJuUGH7ktCMZem1Tmzn57oDCz yCDvz0a7aiEdb99QgDuesVr/SUGXcb7VVEAAlALJFhUZB6JGBjtrVULvNxaD2zF18Ndz ki0ug8i4gmlzN65CJHjNM15aQT9NQe2R8QJ5jBx40AC+Ggiy75UF5Yev97w8MNAB1mPr NSGg== X-Forwarded-Encrypted: i=1; AJvYcCXZmAho3pJMUqX3/mfSdQ3eRvOCor0eM4pMy/Yer9To1pux0pnD9QHQh9VKoXlJ545areYbo9TvNkuCsRk=@vger.kernel.org X-Gm-Message-State: AOJu0YzNFwEPS1wQ2kZ65YTtpUlyeHh/IgCSRqGAiBtfG2CmLxEJ45f5 f2xkO9AOHLBBVsGFqdnwyQdOf+afUuzkRAZNivKq0trPYA8nCKKFsxxU X-Gm-Gg: AZuq6aIokXpsPPxaJYXc7k3vyK8D4ECeQLUm9Aouc4m6EPsWdOvbO6P4b/q+quE3ocn WOxSrRFGpLNRmy5LAwGsg6dDZn1t/OkRAPJK/eptMI8xw0gXc3cacQl9jzHUbcVCSJMn/xGCHu7 kvOP1RmkVoB83ZRk9uJkRWTI106YKOVPNmPh+6wFV/Qg7nY6znq8FpT+bZG7BLWZ73NzFkpJwpm 8EyiUK6e8W9cl2SGLhKIipx2DgV1vvIFEnKcul/SrwVE+nkUH1z0lmttCX5IFPucu9EE/vO2eto UCFoj/Ss8AWkTBhpcAHkJZYQ7k/HR31DSSw8fm0I70bfZdbNGO988IIoG8VbPqBxW4dIbQUaQ0J pIB5crHNOpH5l/8Sd3vGQrPdp2KsI+OXzIQLRhZaRqQw4qSdg/emKUUl26hGoctneshPUZJe7XG a/iB5iEcrayIMJoytwCQ+7QsBHqPP+ X-Received: by 2002:a05:6000:1863:b0:435:a136:b891 with SMTP id ffacd0b85a97d-435f3a6a7e0mr20936885f8f.13.1770114634374; Tue, 03 Feb 2026 02:30:34 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:34 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Vinod Koul , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Fabrizio Castro , Conor Dooley Subject: [PATCH v3 01/10] dt-bindings: dma: rz-dmac: Document RZ/G3L SoC Date: Tue, 3 Feb 2026 10:30:09 +0000 Message-ID: <20260203103031.247435-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the Renesas RZ/G3L DMAC block. This is identical to the one found on the RZ/G3S SoC. Reviewed-by: Fabrizio Castro Acked-by: Conor Dooley Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * Collected tags. --- Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml b/D= ocumentation/devicetree/bindings/dma/renesas,rz-dmac.yaml index d137b9cbaee9..e3311029eb2f 100644 --- a/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml +++ b/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml @@ -19,6 +19,7 @@ properties: - renesas,r9a07g044-dmac # RZ/G2{L,LC} - renesas,r9a07g054-dmac # RZ/V2L - renesas,r9a08g045-dmac # RZ/G3S + - renesas,r9a08g046-dmac # RZ/G3L - const: renesas,rz-dmac =20 - items: --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f68.google.com (mail-wr1-f68.google.com [209.85.221.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E70E631ED63 for ; Tue, 3 Feb 2026 10:30:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114639; cv=none; b=MqzONOIErglpIW6+CD+YqWZNT6LRcqrZOOHcbb7P3onDaEvSlZykNbzN2EZ6DRGnwjGy6kdl0hBoLRo2PYU+uaMt+XI2YMYrP4yaz1oeKHlz1a/glAElaMnDXUQOG56Y2l73rrUslD36HcUzZ8eSF9QQuBuBENxeRYz9569Kq0U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114639; c=relaxed/simple; bh=vVid8PUtvYXfm9Ugr0eVx7o7Bd10bxTZeVAyfpkG8Rg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eWKSAt3aXUMfla5B3eSj2SQZeuG8qpHTeaUetpjXibROjmDyYjzgyPWg0I7mlhQ9U12fuk4r3lnGsw9CJDJ7nVvosYibND13H+/XwnoNMZkLyD9zHNECmpTscGQusejNRrdr5EECthBld/dtUoohgpjXaM/CxAs51yDBg2zCey0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m5JNCBA6; arc=none smtp.client-ip=209.85.221.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m5JNCBA6" Received: by mail-wr1-f68.google.com with SMTP id ffacd0b85a97d-435903c4040so3629792f8f.3 for ; Tue, 03 Feb 2026 02:30:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114635; x=1770719435; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qsm+kwCXSm42O9NVlSacONQVbKsmfmrrrYzdz9iWN+c=; b=m5JNCBA6JZDNDD76EI1zkwII1mHOLCbzNmRHtg43KtgtAb9s4wLnT4VrxA2xID7L6d QHzTg/1tv8l990Gj6AxJdBGzeOJ338S2T32R1MRZuJDINHYN4A7X5roVjno22AQNTZF0 quRcAjqandbCdKicna3mOsjihZgRziXj/rYQdpQtZY1YacbCBC32VjpUWEFzXMZeV9U9 M2YZMXoxv4nlzI6/eD6FqhVkzCRCdX4k/zAF4gvgUBRqzAUDELfkhOvVxkBA3n3RcRtm AWQs7I2x4wRVqQUboNklYJY/uJaMwu/Kqyp7meZxgV4NlvsMXbESCGiBFEmFotmIo9lx D2Hg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114635; x=1770719435; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qsm+kwCXSm42O9NVlSacONQVbKsmfmrrrYzdz9iWN+c=; b=wCkkl1Wj/RsGsvcAXJ0k5OA/HzvArMH61NOVWDYCyhGBsZAPzk/1nu8OrEQukXKNSe sQTO0qhnGxiI7sBh79rheJAMhNMoUg8Fl5wtHYD4Ln9D9KUIbzfG4WvDw7j6lY9wsVoG 9zSNMwGHhd1da3qwKofkOAN7rjV7N8bvLv3UBrZ7eKuWm4mYCDV7YioSkgL5jvs8T6HE AVMn5shQ87ryNLV36NHa7rl7PTcGNb6Ni5TPy6xzhihGjfemaFPCrGJOljvM65+3Byer VDV4JuPhjKhALpN+PaH39kNvka5kqdeh9deY7AFP2q5N7ys42uVmZ4jj+8z1585IJjuD YDJg== X-Forwarded-Encrypted: i=1; AJvYcCWXR3Dw4sgX4pwHRE25q/kPWJ9f4AjO7GaYD9rw/YK9Ab6bc3mBYeqyECu5svA8231OHKnyTrBcgJFtV/8=@vger.kernel.org X-Gm-Message-State: AOJu0YxHC+q9qGPERJ3z16mqc2Xl9p0PTTrGtnPTaWUnNlE+Vd1WGFnw 58MJz9h8zVtFlYTVhxEDyt2DwaKQxa9blDQrIoBEvomcQgWuwEIwgl3k X-Gm-Gg: AZuq6aJHGk3u1JSggtiCKiqJUIkYJ5Ue10eJ8Nuo2P+tMk3/fCZjfzZdrLSoqV5CHS1 PC1AdnntIyIWMfMeA7OQ8L8BNZSSTTYAZe+/KqnWEPVYQu81SGdd7UFRBFkRmTpMl75yX0rJjlD 2uGnKLq+BDfme5DFmr1/eYB65Rq58CqZ0ObrZwUvb6vhO8sThyhOr1qkB6/KRZT6tn75Mr1Ch+a WJtEXJ7RuBD1R2wh/CiGZn/crlGwnuuOpaDVo6UDNbUtoglPjqWDMcE0/MwtwozJHYGTL3/I+Qq VmGwcU0S+2LRPOGN6wZyFh7/ZOs2i5O3rGIfe2PSochqIphHWrCJiQZjkbaoIqWHWT5RQyGgJIH 4UrgynTrqiXRHCd9/Jr7YJvum0FEb/Go7acLUX6gEEuYJ2jqXbndDH6Xr9TV78N/DWJk9FZFekJ LV9H7PDnCRlPlPTjLzOpwsp/N6A3u7 X-Received: by 2002:a05:6000:184b:b0:435:8d02:b9d2 with SMTP id ffacd0b85a97d-435f3ad1f8cmr20314991f8f.60.1770114634875; Tue, 03 Feb 2026 02:30:34 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:34 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Fabrizio Castro Subject: [PATCH v3 02/10] dt-bindings: soc: renesas: Document RZ/G3L SoC variants, SMARC SoM and Carrier-II EVK Date: Tue, 3 Feb 2026 10:30:10 +0000 Message-ID: <20260203103031.247435-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document Renesas RZ/G3L (R9A08G046) SoC variants and the Renesas RZ/G3L SMARC Carrier-II EVK board which is based on the Renesas RZ/G3L SMARC SoM. The RZ/G3L SMARC Carrier-II EVK consists of an RZ/G3L SoM module and a SMARC Carrier-II carrier board. The SoM module sits on top of the carrier board. Reviewed-by: Fabrizio Castro Signed-off-by: Biju Das Acked-by: Conor Dooley --- v2->v3: * No change. v1->v2: * Squashed the patch#3 and #4 * Documented GE3D/VCP for all SoC variants * Collected tag --- .../devicetree/bindings/soc/renesas/renesas.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml b/D= ocumentation/devicetree/bindings/soc/renesas/renesas.yaml index f4947ac65460..5c22c51b1533 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml @@ -548,6 +548,19 @@ properties: - const: renesas,r9a08g045s33 # PCIe support - const: renesas,r9a08g045 =20 + - description: RZ/G3L (R9A08G046) + items: + - enum: + - renesas,smarc2-evk # RZ SMARC Carrier-II EVK + - enum: + - renesas,rzg3l-smarcm # RZ/G3L SMARC Module (SoM) + - enum: + - renesas,r9a08g046l26 # Dual Cortex-A55 + Cortex-M33 + GE3D= /VCP (14mm LFBGA) + - renesas,r9a08g046l28 # Dual Cortex-A55 + Cortex-M33 + GE3D= /VCP (17mm LFBGA) + - renesas,r9a08g046l46 # Quad Cortex-A55 + Cortex-M33 + GE3D= /VCP (14mm LFBGA) + - renesas,r9a08g046l48 # Quad Cortex-A55 + Cortex-M33 + GE3D= /VCP (17mm LFBGA) + - const: renesas,r9a08g046 + - description: RZ/V2M (R9A09G011) items: - enum: --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f66.google.com (mail-wr1-f66.google.com [209.85.221.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88F9331D744 for ; Tue, 3 Feb 2026 10:30:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.66 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114639; cv=none; b=CtP1e4LnBTyI7ib4bGvlIRQPGdNVdKG07+Bn5DcWjgEVRRzwattYu4t0aMqw1rhuR7MLbkJLxZYd6+m+FohvnTnh2CRm9HLnwF1uR1fMoCX3kZfSYVVEYkFoKB24Uv4SgkJBu8VYi3VUDEirSkI2jMeEZ7QPPC2MbAttUHa6U7E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114639; c=relaxed/simple; bh=XJbM2JVyYSC0kaOcPcpiALeFPG9NrUkUJ/r0FAr8tA8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VvIUYgj7u2EarAfIZMo3wwIEs9IMXJ+C28OJDxpElOaspuXGy+i4cxTG6Y9pxajb11a4/YTImxWxhP+IEucnAuikhd0asD2y+dV1fxU9j4LxST5jKBB15qHfVQYhTq0DpVtQtKX7uM7T3E9RshH5cXPEkKe64U7UGTUf/B2G4/U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XfM2GuCj; arc=none smtp.client-ip=209.85.221.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XfM2GuCj" Received: by mail-wr1-f66.google.com with SMTP id ffacd0b85a97d-43615d9c5d0so138245f8f.1 for ; Tue, 03 Feb 2026 02:30:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114636; x=1770719436; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2mOYlroPk2klo4BgZGL09Amb1J7btfQ2TwCzNWxQs4I=; b=XfM2GuCjrz3R4ewgspn15h/6a7zWtwMOsUBEmA5qpJlGNQPZOy7NMwQqpQ9jaahhBy Tw39ISZzBzPY5VPtEoiB5PohXQE6kjotirGKf92S8w5nJ4hohkHByRPKNXAXxHGWqgNz r5KEaE0LBSkJAmg/E2x4oqPaoxm3CkLoyb88AbIrbhN9MEtGqEt9rS5fdEK8m7Yym6Cf ruCN24qNooPeAyPYpK266kxhx13ntM/jRacD2NMXJQn6Er4hf2MwE+1/qS5/+87qJB0i jAK3QB7OhXqgra67EuboRxSkPcyjf3K4KbhWiC0pvUv9EG1bW2WzRb46/Vrq0IGqxk1f cX3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114636; x=1770719436; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=2mOYlroPk2klo4BgZGL09Amb1J7btfQ2TwCzNWxQs4I=; b=BV8UtlQkPD/TecPo+Kb3AiGUlMX4Uodv+qb4AC6sfkYTZb6Lkzk9iLYrTg9FUeFZRi Ypii3C+2eW/XnrY1zHRYtBOQKiYcjaxiKrayWy3ZNMX9O5/7lf3Yp5KvJeBWNsZ/PFvJ A8Fx1G8B6GJ8PdGh4Z7i5OwbVRYdr1uZdurtkbtZ6A+DmHtmkHu+QgNioEVas8gV6ZQV xEEkNAsc+zGjpo/Ndh1Mgoq79UvI7DQtkA+FNBrAd/wppQIrpEQwHyJszNuCdfql0y4x xjyNEVyRXxxWnxWWzevqgxEazEC63owxiEu0rWP3JK6w6hR8cru53WJ1rounLBDoEu1d EKag== X-Forwarded-Encrypted: i=1; AJvYcCWbe9gyRjI9J7CjG07D2XNbz1z0cXDLmvD6zJH4kBKid0FXIefdH769mE/Cma26eO/zVUKdApSubDUMvp8=@vger.kernel.org X-Gm-Message-State: AOJu0YwLQ0WXoR+4bqcZ+t+hPH+zY8dkSF/xsI9xKDLunN1CHcSSpdEx jChLDEE/6naPGkOHc9UcDZOI+YXpUuzc1wHy5quNvtzCo6+4oxt+HO9a X-Gm-Gg: AZuq6aJMxo5aMVxzv1KCG+SRVKEaWF/7f/BRs71d6xUCowLnqBJlae053bw0FJtHuF9 6+N/4vY/UXe6cZttjdWrGDVjhFuhPFE4YcsP4UfEhVjgIOq5xBJ04Fll/nhsw9/bpkGNcCaZMWC i7xPGEn5BFmNjV6nRRPfj0vhufnVNqALAUfdVGp3a7ZzFWZbapI8vVfQapbyzgxn8sVPldxORyI iSDrRwv0XmhV+iiMm0PlzJTsQ+/FuUicvGph7Pn9rO7GLTvkPdXfoPFs1p5LN1/7BGcJtztlYLq VXz+2RxRCYGrHuHJxMjux4eCQ9kRPKaPTupZr0DLVXVaveJjcu0VD/v0tcr9Jeg681mXvotURcK whX2Km3NflAQPjLqAS4pa2Rj64iVPh78b+eFn8xVeKliyWjAuT5JHDvL4PU1R1J0AOdjbjqJ9P9 5GGoCNovqPMdxpiK4hwheRTtlHv+Gg X-Received: by 2002:a05:6000:4285:b0:435:9f41:d54 with SMTP id ffacd0b85a97d-435f3aba8dfmr21027069f8f.60.1770114635561; Tue, 03 Feb 2026 02:30:35 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:35 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Conor Dooley Subject: [PATCH v3 03/10] dt-bindings: soc: renesas: renesas,rzg2l-sysc: Document RZ/G3L SoC Date: Tue, 3 Feb 2026 10:30:11 +0000 Message-ID: <20260203103031.247435-4-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document RZ/G3L (R9A08G046) SYSC bindings. The SYSC block found on the RZ/G3L SoC is similar to the one found on the RZ/G3S. Acked-by: Conor Dooley Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * Collected tag. --- .../devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sy= sc.yaml b/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.= yaml index 4386b2c3fa4d..94ae72eb8fb6 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml @@ -24,6 +24,7 @@ properties: - renesas,r9a07g044-sysc # RZ/G2{L,LC} - renesas,r9a07g054-sysc # RZ/V2L - renesas,r9a08g045-sysc # RZ/G3S + - renesas,r9a08g046-sysc # RZ/G3L =20 reg: maxItems: 1 --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 38E9E321F5F for ; Tue, 3 Feb 2026 10:30:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114640; cv=none; b=sqjS6ZE1gWsGrKiPHN1sktAmxrON7p2m4V1twzn5hoexo7AdxVs7w8m9bETMkiJF4YFmzMZAR0U3c7dbKT5wP1bnPx8WCwEA1kfcQZKtqxFgZW/6H1jEyTdgYfQVkERRPJfh2LF7zCLBskz4gqQKbQAVNQuL8Z2rT3vlSDty4+4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114640; c=relaxed/simple; bh=HIa1lNGJGkMNWo1R856YSk3QF6nmps7KwcFmvWTHz5w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Rd5/DOI90dK5yOv9FhjlHu/ZrbKH3+EwGx9crjV9aETjqbN6zR3xspN0TMXrhQwRWbzAyeBplj//PWuiMWWA7GzO3DUMXrsIbR8OK2LAw4xuS0WbQpzKpx8h6klI2vDOvoHYSz55pls3EdyYIzWdw9yuQFZmqnlapoex3xNx3ts= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ffkznbvm; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ffkznbvm" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4806ce0f97bso46228955e9.0 for ; Tue, 03 Feb 2026 02:30:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114636; x=1770719436; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=blXdSmm5RtfaqdLDW2tVMSMsTASh0LCe/QM5BibNqEY=; b=FfkznbvmRVsH743ifkXcow2euxAz17e/lKIVy6lLi8AL13ZZ/j/iSdd9iYdeu39IHv YDQZJPisusu60TE9e8hNrGrKjlW+koquQPBZLDxKSe1MIrOYKdPlQc+NfZj16hSG6LsI x+KcckqOTC0/F2XvSqluBu2a0js+qgw2o9Y3kcxvoEu4/Gkj61uMUMm6zOPCeHnSQNX8 1qFh4fuKaSvgam9N+6C8hMe9biP/M09OftyP7d1aPUv2GuSwNERRVzQUppw9t0N5sPw2 AvoW2x5CLiW6LRUwZpVBDghl9D7vfpWwWVlXFp+kY04AiAE7mD/0qKq/YmUhwubRZIKJ HzWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114636; x=1770719436; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=blXdSmm5RtfaqdLDW2tVMSMsTASh0LCe/QM5BibNqEY=; b=QVongEPzjtKnT4Vq0u8YNxghdI3mcDwdX/OhwyZ8/BJsGKNyozNOjy9lWQouKfAxMV GXhzRpM8uMs1sj4tY52zhDW0KNLxFdvwVFQosSGgFVYoVjuac8OUM521saBk6GTDD2BZ y/iLGWgkas4SAM+pOvalNpKauEwRGQuOWnDP6Kc0paRLxJZ7qiSy35P47Aqcz50m9uco jg6IMpudkENVPuQL9I2sVvOSAPbqEq6U9EQEd0kx8xpR3GPNoYyudZlPYFjaStB9YLUZ xhqeNE/nJNIyJhZD4L6hcyPPnYhOg19Bh5tLKUFuxFJcn9uH3QcKjH5h3jH+0SRtoFkA oT2A== X-Forwarded-Encrypted: i=1; AJvYcCVJ0w4VzJrK+ee0GFIq61AAdXi1HYYGx5FZ62X1hWBxML0of1ERRz39/PTQUiuYE8sOW8+cIhOw2aOaMMQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwbfVKNc48UcPWD6a00sTTGmhUrdYSVqP4vL0cx4gCg9Kod/Zno hUJavWCpMEcTXExDIuGP14XtsfSd4J3TzM4J1ynpHU3hiDjXk4FOc31V X-Gm-Gg: AZuq6aJUf13ttYDKelpoc3FlLhjQk639qObhqxrN7/SATxlcN1IIPx0Odfjt9TYdm/b dJeeJwgcOpiX0ZdjcahgTgjkSJYrqW+0B1tgS6Xz94P8iDaW2HSI3JeK3uoQdWuWgZvLBpn6MZS rA9bZozLDdAZF++pHssVXSYSuMFkAkUHD0A+j9C+bQ9sSQ0U9vKUUzM/686Y5HkDHBla82iCw9F LXfLhZy5rrEG4bid6PV2swC54296YIOjVee4VmzRbA2wZrSn8UG4Du0pfogPVVHCeIO5fpiR5hT nBQ2xV3Ha75SrLOL3JuIekzKQRshIkc1aCu2Pbp47QuPkr5M5GQ7WseBN4SlhK595CSD57j3h1A 1IDpkrvA36/YOXXV22JyisNJ1olFxRUwGtnk6jJ1/zau2YguiaNLsaNM8Jl+pBY87ZrZv4ugTvx wJozABiQZj428N/SvWeA== X-Received: by 2002:a05:600c:8115:b0:477:b734:8c22 with SMTP id 5b1f17b1804b1-482db448774mr177547475e9.8.1770114636033; Tue, 03 Feb 2026 02:30:36 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:35 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 04/10] soc: renesas: rz-sysc: Add SoC identification for RZ/G3L SoC Date: Tue, 3 Feb 2026 10:30:12 +0000 Message-ID: <20260203103031.247435-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add SoC identification for the RZ/G3L SoC using the System Controller (SYSC) block. Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * No change. --- drivers/soc/renesas/Kconfig | 12 ++++ drivers/soc/renesas/Makefile | 1 + drivers/soc/renesas/r9a08g046-sysc.c | 91 ++++++++++++++++++++++++++++ drivers/soc/renesas/rz-sysc.c | 3 + drivers/soc/renesas/rz-sysc.h | 1 + 5 files changed, 108 insertions(+) create mode 100644 drivers/soc/renesas/r9a08g046-sysc.c diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index 1e50dc7c31cd..26bed0fdceb0 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -390,6 +390,14 @@ config ARCH_R9A08G045 help This enables support for the Renesas RZ/G3S SoC variants. =20 +config ARCH_R9A08G046 + bool "ARM64 Platform support for R9A08G046 (RZ/G3L)" + default y if ARCH_RENESAS + select ARCH_RZG2L + select SYSC_R9A08G046 + help + This enables support for the Renesas RZ/G3L SoC variants. + config ARCH_R9A09G011 bool "ARM64 Platform support for R9A09G011 (RZ/V2M)" default y if ARCH_RENESAS @@ -474,6 +482,10 @@ config SYSC_R9A08G045 bool "Renesas System controller support for R9A08G045 (RZ/G3S)" if COMPIL= E_TEST select SYSC_RZ =20 +config SYSC_R9A08G046 + bool "Renesas System controller support for R9A08G046 (RZ/G3L)" if COMPIL= E_TEST + select SYSC_RZ + config SYS_R9A09G047 bool "Renesas System controller support for R9A09G047 (RZ/G3E)" if COMPIL= E_TEST select SYSC_RZ diff --git a/drivers/soc/renesas/Makefile b/drivers/soc/renesas/Makefile index 33d44d964d61..655dbcb08747 100644 --- a/drivers/soc/renesas/Makefile +++ b/drivers/soc/renesas/Makefile @@ -7,6 +7,7 @@ ifdef CONFIG_SMP obj-$(CONFIG_ARCH_R9A06G032) +=3D r9a06g032-smp.o endif obj-$(CONFIG_SYSC_R9A08G045) +=3D r9a08g045-sysc.o +obj-$(CONFIG_SYSC_R9A08G046) +=3D r9a08g046-sysc.o obj-$(CONFIG_SYS_R9A09G047) +=3D r9a09g047-sys.o obj-$(CONFIG_SYS_R9A09G056) +=3D r9a09g056-sys.o obj-$(CONFIG_SYS_R9A09G057) +=3D r9a09g057-sys.o diff --git a/drivers/soc/renesas/r9a08g046-sysc.c b/drivers/soc/renesas/r9a= 08g046-sysc.c new file mode 100644 index 000000000000..fd98df196d0a --- /dev/null +++ b/drivers/soc/renesas/r9a08g046-sysc.c @@ -0,0 +1,91 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L System controller (SYSC) driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include + +#include "rz-sysc.h" + +#define SYS_XSPI_MAP_STAADD_CS0 0x348 +#define SYS_XSPI_MAP_ENDADD_CS0 0x34c +#define SYS_XSPI_MAP_STAADD_CS1 0x350 +#define SYS_XSPI_MAP_ENDADD_CS1 0x354 +#define SYS_GETH0_CFG 0x380 +#define SYS_GETH1_CFG 0x390 +#define SYS_PCIE_CFG 0x3a0 +#define SYS_PCIE_MON 0x3a4 +#define SYS_PCIE_PHY 0x3b4 +#define SYS_I2C0_CFG 0x400 +#define SYS_I2C1_CFG 0x410 +#define SYS_I2C2_CFG 0x420 +#define SYS_I2C3_CFG 0x430 +#define SYS_I3C_CFG 0x440 +#define SYS_PWRRDY_N 0xd70 +#define SYS_IPCONT_SEL_CLONECH 0xe2c + +static bool rzg3l_regmap_readable_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case SYS_XSPI_MAP_STAADD_CS0: + case SYS_XSPI_MAP_ENDADD_CS0: + case SYS_XSPI_MAP_STAADD_CS1: + case SYS_XSPI_MAP_ENDADD_CS1: + case SYS_GETH0_CFG: + case SYS_GETH1_CFG: + case SYS_PCIE_CFG: + case SYS_PCIE_MON: + case SYS_PCIE_PHY: + case SYS_I2C0_CFG: + case SYS_I2C1_CFG: + case SYS_I2C2_CFG: + case SYS_I2C3_CFG: + case SYS_I3C_CFG: + case SYS_PWRRDY_N: + case SYS_IPCONT_SEL_CLONECH: + return true; + default: + return false; + } +} + +static bool rzg3l_regmap_writeable_reg(struct device *dev, unsigned int re= g) +{ + switch (reg) { + case SYS_XSPI_MAP_STAADD_CS0: + case SYS_XSPI_MAP_ENDADD_CS0: + case SYS_XSPI_MAP_STAADD_CS1: + case SYS_XSPI_MAP_ENDADD_CS1: + case SYS_PCIE_CFG: + case SYS_PCIE_PHY: + case SYS_I2C0_CFG: + case SYS_I2C1_CFG: + case SYS_I2C2_CFG: + case SYS_I2C3_CFG: + case SYS_I3C_CFG: + case SYS_PWRRDY_N: + case SYS_IPCONT_SEL_CLONECH: + return true; + default: + return false; + } +} + +static const struct rz_sysc_soc_id_init_data rzg3l_sysc_soc_id_init_data _= _initconst =3D { + .family =3D "RZ/G3L", + .id =3D 0x87d9447, + .devid_offset =3D 0xa04, + .revision_mask =3D GENMASK(31, 28), + .specific_id_mask =3D GENMASK(27, 0), +}; + +const struct rz_sysc_init_data rzg3l_sysc_init_data __initconst =3D { + .soc_id_init_data =3D &rzg3l_sysc_soc_id_init_data, + .readable_reg =3D rzg3l_regmap_readable_reg, + .writeable_reg =3D rzg3l_regmap_writeable_reg, + .max_register =3D 0xe2c, +}; diff --git a/drivers/soc/renesas/rz-sysc.c b/drivers/soc/renesas/rz-sysc.c index ae727d9c8cc5..0d3b7f52f846 100644 --- a/drivers/soc/renesas/rz-sysc.c +++ b/drivers/soc/renesas/rz-sysc.c @@ -88,6 +88,9 @@ static const struct of_device_id rz_sysc_match[] =3D { #ifdef CONFIG_SYSC_R9A08G045 { .compatible =3D "renesas,r9a08g045-sysc", .data =3D &rzg3s_sysc_init_da= ta }, #endif +#ifdef CONFIG_SYSC_R9A08G046 + { .compatible =3D "renesas,r9a08g046-sysc", .data =3D &rzg3l_sysc_init_da= ta }, +#endif #ifdef CONFIG_SYS_R9A09G047 { .compatible =3D "renesas,r9a09g047-sys", .data =3D &rzg3e_sys_init_data= }, #endif diff --git a/drivers/soc/renesas/rz-sysc.h b/drivers/soc/renesas/rz-sysc.h index 88929bf21cb1..921ee0d26c47 100644 --- a/drivers/soc/renesas/rz-sysc.h +++ b/drivers/soc/renesas/rz-sysc.h @@ -46,6 +46,7 @@ struct rz_sysc_init_data { }; =20 extern const struct rz_sysc_init_data rzg3e_sys_init_data; +extern const struct rz_sysc_init_data rzg3l_sysc_init_data; extern const struct rz_sysc_init_data rzg3s_sysc_init_data; extern const struct rz_sysc_init_data rzv2h_sys_init_data; extern const struct rz_sysc_init_data rzv2n_sys_init_data; --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f65.google.com (mail-wr1-f65.google.com [209.85.221.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EFAA63242BD for ; Tue, 3 Feb 2026 10:30:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.65 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114642; cv=none; b=Y8sNJ38ZriF7nzd4fZTGEpDcb4WNxmjMJzuGPh8yX5YGRrgX3lV8bjtJgB+KPOEY6MkY0wv9NhMAeo5bPLU33jOM1aIA5ojoGkm/bgCvIJkch7FiBUwEerbs/ipLvuOiuOicx8MDnmHkGOshlCknT0rMgJlNWKgKIyBwzjXh/os= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114642; c=relaxed/simple; bh=1R1M8+pYQuN2VPQCALVgzv/PoLtKJ8HDVtX0fZPE+XA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Sv6/ZU3dYekqHGFkXnbFN/AJuwxr8bqyrN+4sQ95oj8EYHZjs6MqHMlA9YDNnvD1RoVHAkCniW92ecxyiRKE2sgKMd8J8TP0jNF5ZtL1WB+GAoKLhDOqhMa4dwlHeRhXWz7Z0gxU3GZsFbVs+wU5Vpn0PLNaP8rdwwbZeDtwX34= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eg5sZpTR; arc=none smtp.client-ip=209.85.221.65 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eg5sZpTR" Received: by mail-wr1-f65.google.com with SMTP id ffacd0b85a97d-43596062728so372247f8f.1 for ; Tue, 03 Feb 2026 02:30:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114637; x=1770719437; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TuDIcVUHxNYYia1wfg/aYsV9aRKiuz3MquQro2+AGNI=; b=eg5sZpTR1l/2fg52x/bxYZ0yWOxUjPpHCDr7X8NdAjDV/oj7la0QILWVh8KGOvtRi5 ssi69gGCdLLPwiyxm6miYfZZhWGd7czpZDLiQ2/FVsqqds++wLea1N51jIPGh7i3MTPh MR/TbIblqJSH05beoK5fLFIqAzYDOlicSadJ7Ru2hvPySYAIRZja9Dab5KHh6FoylZyo FoJBdMmNN/I2E2CU1DmxxWvMemIqLdAKs3bUcRcSNfwdV2PI/xklZetqGzLDwc/7WEcZ dYsUrDp9gSXIEQygyRbQ6SAiz/lAh+LNuzPukbhzKJKhRb8ZMWlkSFf/3Tk10j5e/NY+ a/1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114637; x=1770719437; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=TuDIcVUHxNYYia1wfg/aYsV9aRKiuz3MquQro2+AGNI=; b=jCHuQATUnVH+ZyQvbz7n27t5MHpBtvehgs/FJa4R3D01Q9ozM7DHgSMwppQ5eFv8mE kiplxdXHjpdfIc4uFF2NnQ1zADW9rOto1AiX2u3gH6sE1IuB0Tzq7QeVqMPpv3bZTsCJ j+5zuocObygTg+WGfinxH5F3BwQR/BYB/0MdRHYhQF2ZqCc1VW8zMCqkzQUzgfQQf6VZ frwZ1lBAZeDd0HKSd3hYx6a9P2QpiuQKBF9PFWZl0wC/YEkGc/A/I5Vti5qqJKz5+uti sri5s7uYhAcATUD9jNWv0Tiq8h5ufMi+TdhxlcK2OC2uzJ5OKrapkfjZsgNoMFrDuBU5 Bx4g== X-Forwarded-Encrypted: i=1; AJvYcCUwPJuWMEEB88OHW0n58rY88lCy8ger6i35sodi+8edp0GmKYtXDFWkhukPYviOxVP1yM1GSegAIpzsefQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yy2HUkreqhspbI6O2c113qD2l9aL2ioTkdDvDFt++FzK+H1sohM 6uv6SHzc6SvHwXTY+cOBvad0xouPPuHydw1dx4/2Atn5AMNvwBQ7ROFG X-Gm-Gg: AZuq6aIQwqSppRqqWaUHfp7Fg5q5D7TSxSbvwTLqs7FfKwHt4400F2i+MygR2QFxl9W N3GJgR1yRhn/1CiO80MYnLeu1or1qOcir6w3oMQXzaUVuJAUoYU4qOyqSP95/dyWqgCz8tU1KtY 6LcIAIdBciZ+KISvjFifgNjQTLJPNsGtTGrFe4lb5zPMnKIdZuic6hDWZHVHQeHsnODQ2lEDB8g yC9lZTaKRx/UgFA0/6pyOtrdxccDdfpIByhFeE0K4kUR5k4dOnV5mWQo10prHVmvbHdB6R9eH2s ORdQbbX1aSxQt7+RBFtp3QVCVxCGAzm1Ln9Gb1Q9kID8corc5akcT/Q9t14E5zylZBu8jmJFOoV DVFMrLuX+wtvizgA73nCV5ae9WUSSEccXkFOJm+DmrDg9W2JGK407bYs416aO0namc/p0WHhMkC VIDh7lzP75tkgTBiqifA== X-Received: by 2002:adf:f44a:0:b0:436:14fa:a3fd with SMTP id ffacd0b85a97d-43614faa4c4mr1104936f8f.24.1770114636692; Tue, 03 Feb 2026 02:30:36 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:36 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Conor Dooley Subject: [PATCH v3 05/10] dt-bindings: clock: Document RZ/G3L SoC Date: Tue, 3 Feb 2026 10:30:13 +0000 Message-ID: <20260203103031.247435-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the device tree bindings for the Renesas RZ/G3L SoC Clock Pulse Generator (CPG). RZ/G3L CPG is similar to RZ/G2L CPG but has 5 clocks compared to 1 clock on other SoCs. Also define RZ/G3L (R9A08G046) Clock Pulse Generator Core Clock, module clock outputs, as listed in section 4.4.2 ("Clock List r1.00") and add Reset definitions referring to registers CPG_RST_* in Section 4.4.3 ("Register") of the RZ/G3L Hardware User's Manual (Rev.1.00 Oct, 2025). Acked-by: Conor Dooley Signed-off-by: Biju Das --- v2->v3: * Added macros R9A08G046_ETH{0,1}_CLK_{TX,RX}_I_RMII. * Keep the tag from Conor as it is trivial change for just adding macros. v1->v2: * Documented external ethernet clocks as it is a clock source for MUX inside CPG * Updated commit description. * Keep the tag from Conor as it is trivial change for adding more clks. --- .../bindings/clock/renesas,rzg2l-cpg.yaml | 40 +- include/dt-bindings/clock/r9a08g046-cpg.h | 343 ++++++++++++++++++ 2 files changed, 378 insertions(+), 5 deletions(-) create mode 100644 include/dt-bindings/clock/r9a08g046-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml= b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml index 8c18616e5c4d..c0ce687d83ee 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml @@ -28,19 +28,30 @@ properties: - renesas,r9a07g044-cpg # RZ/G2{L,LC} - renesas,r9a07g054-cpg # RZ/V2L - renesas,r9a08g045-cpg # RZ/G3S + - renesas,r9a08g046-cpg # RZ/G3L - renesas,r9a09g011-cpg # RZ/V2M =20 reg: maxItems: 1 =20 clocks: - maxItems: 1 + minItems: 1 + items: + - description: Clock source to CPG can be either from external clock + input (EXCLK) or crystal oscillator (XIN/XOUT). + - description: ETH0 TXC clock input + - description: ETH0 RXC clock input + - description: ETH1 TXC clock input + - description: ETH1 RXC clock input =20 clock-names: - description: - Clock source to CPG can be either from external clock input (EXCLK) = or - crystal oscillator (XIN/XOUT). - const: extal + minItems: 1 + items: + - const: extal + - const: eth0_txc_tx_clk + - const: eth0_rxc_rx_clk + - const: eth1_txc_tx_clk + - const: eth1_rxc_rx_clk =20 '#clock-cells': description: | @@ -74,6 +85,25 @@ required: - '#power-domain-cells' - '#reset-cells' =20 +allOf: + - if: + properties: + compatible: + contains: + const: renesas,r9a08g046-cpg + then: + properties: + clocks: + minItems: 5 + clock-names: + minItems: 5 + else: + properties: + clocks: + maxItems: 1 + clock-names: + maxItems: 1 + additionalProperties: false =20 examples: diff --git a/include/dt-bindings/clock/r9a08g046-cpg.h b/include/dt-binding= s/clock/r9a08g046-cpg.h new file mode 100644 index 000000000000..ca484e065bbe --- /dev/null +++ b/include/dt-bindings/clock/r9a08g046-cpg.h @@ -0,0 +1,343 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ +#define __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ + +#include + +/* R9A08G046 CPG Core Clocks */ +#define R9A08G046_CLK_I 0 +#define R9A08G046_CLK_IC0 1 +#define R9A08G046_CLK_IC1 2 +#define R9A08G046_CLK_IC2 3 +#define R9A08G046_CLK_IC3 4 +#define R9A08G046_CLK_P0 5 +#define R9A08G046_CLK_P1 6 +#define R9A08G046_CLK_P2 7 +#define R9A08G046_CLK_P3 8 +#define R9A08G046_CLK_P4 9 +#define R9A08G046_CLK_P5 10 +#define R9A08G046_CLK_P6 11 +#define R9A08G046_CLK_P7 12 +#define R9A08G046_CLK_P8 13 +#define R9A08G046_CLK_P9 14 +#define R9A08G046_CLK_P10 15 +#define R9A08G046_CLK_P13 16 +#define R9A08G046_CLK_P14 17 +#define R9A08G046_CLK_P15 18 +#define R9A08G046_CLK_P16 19 +#define R9A08G046_CLK_P17 20 +#define R9A08G046_CLK_P18 21 +#define R9A08G046_CLK_P19 22 +#define R9A08G046_CLK_P20 23 +#define R9A08G046_CLK_M0 24 +#define R9A08G046_CLK_M1 25 +#define R9A08G046_CLK_M2 26 +#define R9A08G046_CLK_M3 27 +#define R9A08G046_CLK_M4 28 +#define R9A08G046_CLK_M5 29 +#define R9A08G046_CLK_M6 30 +#define R9A08G046_CLK_AT 31 +#define R9A08G046_CLK_B 32 +#define R9A08G046_CLK_ETHTX01 33 +#define R9A08G046_CLK_ETHTX02 34 +#define R9A08G046_CLK_ETHRX01 35 +#define R9A08G046_CLK_ETHRX02 36 +#define R9A08G046_CLK_ETHRM0 37 +#define R9A08G046_CLK_ETHTX11 38 +#define R9A08G046_CLK_ETHTX12 39 +#define R9A08G046_CLK_ETHRX11 40 +#define R9A08G046_CLK_ETHRX12 41 +#define R9A08G046_CLK_ETHRM1 42 +#define R9A08G046_CLK_G 43 +#define R9A08G046_CLK_HP 44 +#define R9A08G046_CLK_SD0 45 +#define R9A08G046_CLK_SD1 46 +#define R9A08G046_CLK_SD2 47 +#define R9A08G046_CLK_SPI0 48 +#define R9A08G046_CLK_SPI1 49 +#define R9A08G046_CLK_S0 50 +#define R9A08G046_CLK_SWD 51 +#define R9A08G046_OSCCLK 52 +#define R9A08G046_OSCCLK2 53 +#define R9A08G046_CLK_P4_DIV2 54 + +/* R9A08G046 Module Clocks */ +#define R9A08G046_CA55_SCLK 0 +#define R9A08G046_CA55_PCLK 1 +#define R9A08G046_CA55_ATCLK 2 +#define R9A08G046_CA55_GICCLK 3 +#define R9A08G046_CA55_PERICLK 4 +#define R9A08G046_CA55_ACLK 5 +#define R9A08G046_CA55_TSCLK 6 +#define R9A08G046_CA55_CORECLK0 7 +#define R9A08G046_CA55_CORECLK1 8 +#define R9A08G046_CA55_CORECLK2 9 +#define R9A08G046_CA55_CORECLK3 10 +#define R9A08G046_SRAM_ACPU_ACLK0 11 +#define R9A08G046_SRAM_ACPU_ACLK1 12 +#define R9A08G046_SRAM_ACPU_ACLK2 13 +#define R9A08G046_GIC600_GICCLK 14 +#define R9A08G046_IA55_CLK 15 +#define R9A08G046_IA55_PCLK 16 +#define R9A08G046_MHU_PCLK 17 +#define R9A08G046_SYC_CNT_CLK 18 +#define R9A08G046_DMAC_ACLK 19 +#define R9A08G046_DMAC_PCLK 20 +#define R9A08G046_OSTM0_PCLK 21 +#define R9A08G046_OSTM1_PCLK 22 +#define R9A08G046_OSTM2_PCLK 23 +#define R9A08G046_MTU_X_MCK_MTU3 24 +#define R9A08G046_POE3_CLKM_POE 25 +#define R9A08G046_GPT_PCLK 26 +#define R9A08G046_POEG_A_CLKP 27 +#define R9A08G046_POEG_B_CLKP 28 +#define R9A08G046_POEG_C_CLKP 29 +#define R9A08G046_POEG_D_CLKP 30 +#define R9A08G046_WDT0_PCLK 31 +#define R9A08G046_WDT0_CLK 32 +#define R9A08G046_WDT1_PCLK 33 +#define R9A08G046_WDT1_CLK 34 +#define R9A08G046_WDT2_PCLK 35 +#define R9A08G046_WDT2_CLK 36 +#define R9A08G046_XSPI_HCLK 37 +#define R9A08G046_XSPI_ACLK 38 +#define R9A08G046_XSPI_CLK 39 +#define R9A08G046_XSPI_CLKX2 40 +#define R9A08G046_SDHI0_IMCLK 41 +#define R9A08G046_SDHI0_IMCLK2 42 +#define R9A08G046_SDHI0_CLK_HS 43 +#define R9A08G046_SDHI0_IACLKS 44 +#define R9A08G046_SDHI0_IACLKM 45 +#define R9A08G046_SDHI1_IMCLK 46 +#define R9A08G046_SDHI1_IMCLK2 47 +#define R9A08G046_SDHI1_CLK_HS 48 +#define R9A08G046_SDHI1_IACLKS 49 +#define R9A08G046_SDHI1_IACLKM 50 +#define R9A08G046_SDHI2_IMCLK 51 +#define R9A08G046_SDHI2_IMCLK2 52 +#define R9A08G046_SDHI2_CLK_HS 53 +#define R9A08G046_SDHI2_IACLKS 54 +#define R9A08G046_SDHI2_IACLKM 55 +#define R9A08G046_GE3D_CLK 56 +#define R9A08G046_GE3D_AXI_CLK 57 +#define R9A08G046_GE3D_ACE_CLK 58 +#define R9A08G046_ISU_ACLK 59 +#define R9A08G046_ISU_PCLK 60 +#define R9A08G046_H264_CLK_A 61 +#define R9A08G046_H264_CLK_P 62 +#define R9A08G046_CRU_SYSCLK 63 +#define R9A08G046_CRU_VCLK 64 +#define R9A08G046_CRU_PCLK 65 +#define R9A08G046_CRU_ACLK 66 +#define R9A08G046_MIPI_DSI_PLLCLK 67 +#define R9A08G046_MIPI_DSI_SYSCLK 68 +#define R9A08G046_MIPI_DSI_ACLK 69 +#define R9A08G046_MIPI_DSI_PCLK 70 +#define R9A08G046_MIPI_DSI_VCLK 71 +#define R9A08G046_MIPI_DSI_LPCLK 72 +#define R9A08G046_LVDS_PLLCLK 73 +#define R9A08G046_LVDS_CLK_DOT0 74 +#define R9A08G046_LVDS_PCLK 75 +#define R9A08G046_LCDC_CLK_A 76 +#define R9A08G046_LCDC_CLK_D 77 +#define R9A08G046_LCDC_CLK_P 78 +#define R9A08G046_SSI0_PCLK2 79 +#define R9A08G046_SSI0_PCLK_SFR 80 +#define R9A08G046_SSI1_PCLK2 81 +#define R9A08G046_SSI1_PCLK_SFR 82 +#define R9A08G046_SSI2_PCLK2 83 +#define R9A08G046_SSI2_PCLK_SFR 84 +#define R9A08G046_SSI3_PCLK2 85 +#define R9A08G046_SSI3_PCLK_SFR 86 +#define R9A08G046_USB_U2H0_HCLK 87 +#define R9A08G046_USB_U2H1_HCLK 88 +#define R9A08G046_USB_U2P0_EXR_CPUCLK 89 +#define R9A08G046_USB_U2P1_EXR_CPUCLK 90 +#define R9A08G046_USB_PCLK 91 +#define R9A08G046_USB_SCLK 92 +#define R9A08G046_ETH0_CLK_AXI 93 +#define R9A08G046_ETH0_CLK_CHI 94 +#define R9A08G046_ETH0_CLK_TX_I 95 +#define R9A08G046_ETH0_CLK_RX_I 96 +#define R9A08G046_ETH0_CLK_TX_180_I 97 +#define R9A08G046_ETH0_CLK_RX_180_I 98 +#define R9A08G046_ETH0_CLK_RMII_I 99 +#define R9A08G046_ETH0_CLK_PTP_REF_I 100 +#define R9A08G046_ETH0_CLK_TX_I_RMII 101 +#define R9A08G046_ETH0_CLK_RX_I_RMII 102 +#define R9A08G046_ETH1_CLK_AXI 103 +#define R9A08G046_ETH1_CLK_CHI 104 +#define R9A08G046_ETH1_CLK_TX_I 105 +#define R9A08G046_ETH1_CLK_RX_I 106 +#define R9A08G046_ETH1_CLK_TX_180_I 107 +#define R9A08G046_ETH1_CLK_RX_180_I 108 +#define R9A08G046_ETH1_CLK_RMII_I 109 +#define R9A08G046_ETH1_CLK_PTP_REF_I 110 +#define R9A08G046_ETH1_CLK_TX_I_RMII 111 +#define R9A08G046_ETH1_CLK_RX_I_RMII 112 +#define R9A08G046_I2C0_PCLK 113 +#define R9A08G046_I2C1_PCLK 114 +#define R9A08G046_I2C2_PCLK 115 +#define R9A08G046_I2C3_PCLK 116 +#define R9A08G046_SCIF0_CLK_PCK 117 +#define R9A08G046_SCIF1_CLK_PCK 118 +#define R9A08G046_SCIF2_CLK_PCK 119 +#define R9A08G046_SCIF3_CLK_PCK 120 +#define R9A08G046_SCIF4_CLK_PCK 121 +#define R9A08G046_SCIF5_CLK_PCK 122 +#define R9A08G046_RSCI0_PCLK 123 +#define R9A08G046_RSCI0_TCLK 124 +#define R9A08G046_RSCI1_PCLK 125 +#define R9A08G046_RSCI1_TCLK 126 +#define R9A08G046_RSCI2_PCLK 127 +#define R9A08G046_RSCI2_TCLK 128 +#define R9A08G046_RSCI3_PCLK 129 +#define R9A08G046_RSCI3_TCLK 130 +#define R9A08G046_RSPI0_PCLK 131 +#define R9A08G046_RSPI0_TCLK 132 +#define R9A08G046_RSPI1_PCLK 133 +#define R9A08G046_RSPI1_TCLK 134 +#define R9A08G046_RSPI2_PCLK 135 +#define R9A08G046_RSPI2_TCLK 136 +#define R9A08G046_CANFD_PCLK 137 +#define R9A08G046_CANFD_CLK_RAM 138 +#define R9A08G046_GPIO_HCLK 139 +#define R9A08G046_ADC0_ADCLK 140 +#define R9A08G046_ADC0_PCLK 141 +#define R9A08G046_ADC1_ADCLK 142 +#define R9A08G046_ADC1_PCLK 143 +#define R9A08G046_TSU_PCLK 144 +#define R9A08G046_PDM_PCLK 145 +#define R9A08G046_PDM_CCLK 146 +#define R9A08G046_PCI_ACLK 147 +#define R9A08G046_PCI_CLKL1PM 148 +#define R9A08G046_PCI_CLK_PMU 149 +#define R9A08G046_SPDIF_PCLK 150 +#define R9A08G046_I3C_TCLK 151 +#define R9A08G046_I3C_PCLK 152 +#define R9A08G046_VBAT_BCLK 153 +#define R9A08G046_BSC_X_BCK_BSC 154 + +/* R9A08G046 Resets */ +#define R9A08G046_CA55_RST0_0 0 +#define R9A08G046_CA55_RST0_1 1 +#define R9A08G046_CA55_RST0_2 2 +#define R9A08G046_CA55_RST0_3 3 +#define R9A08G046_CA55_RST4_0 4 +#define R9A08G046_CA55_RST4_1 5 +#define R9A08G046_CA55_RST4_2 6 +#define R9A08G046_CA55_RST4_3 7 +#define R9A08G046_CA55_RST8 8 +#define R9A08G046_CA55_RST9 9 +#define R9A08G046_CA55_RST10 10 +#define R9A08G046_CA55_RST11 11 +#define R9A08G046_CA55_RST12 12 +#define R9A08G046_CA55_RST13 13 +#define R9A08G046_CA55_RST14 14 +#define R9A08G046_CA55_RST15 15 +#define R9A08G046_CA55_RST16 16 +#define R9A08G046_SRAM_ACPU_ARESETN0 17 +#define R9A08G046_SRAM_ACPU_ARESETN1 18 +#define R9A08G046_SRAM_ACPU_ARESETN2 19 +#define R9A08G046_GIC600_GICRESET_N 20 +#define R9A08G046_GIC600_DBG_GICRESET_N 21 +#define R9A08G046_IA55_RESETN 22 +#define R9A08G046_MHU_RESETN 23 +#define R9A08G046_SYC_RESETN 24 +#define R9A08G046_DMAC_ARESETN 25 +#define R9A08G046_DMAC_RST_ASYNC 26 +#define R9A08G046_GTM0_PRESETZ 27 +#define R9A08G046_GTM1_PRESETZ 28 +#define R9A08G046_GTM2_PRESETZ 29 +#define R9A08G046_MTU_X_PRESET_MTU3 30 +#define R9A08G046_POE3_RST_M_REG 31 +#define R9A08G046_GPT_RST_C 32 +#define R9A08G046_POEG_A_RST 33 +#define R9A08G046_POEG_B_RST 34 +#define R9A08G046_POEG_C_RST 35 +#define R9A08G046_POEG_D_RST 36 +#define R9A08G046_WDT0_PRESETN 37 +#define R9A08G046_WDT1_PRESETN 38 +#define R9A08G046_WDT2_PRESETN 39 +#define R9A08G046_XSPI_HRESETN 40 +#define R9A08G046_XSPI_ARESETN 41 +#define R9A08G046_SDHI0_IXRST 42 +#define R9A08G046_SDHI1_IXRST 43 +#define R9A08G046_SDHI2_IXRST 44 +#define R9A08G046_SDHI0_IXRSTAXIM 45 +#define R9A08G046_SDHI0_IXRSTAXIS 46 +#define R9A08G046_SDHI1_IXRSTAXIM 47 +#define R9A08G046_SDHI1_IXRSTAXIS 48 +#define R9A08G046_SDHI2_IXRSTAXIM 49 +#define R9A08G046_SDHI2_IXRSTAXIS 50 +#define R9A08G046_GE3D_RESETN 51 +#define R9A08G046_GE3D_AXI_RESETN 52 +#define R9A08G046_GE3D_ACE_RESETN 53 +#define R9A08G046_ISU_ARESETN 54 +#define R9A08G046_ISU_PRESETN 55 +#define R9A08G046_H264_X_RESET_VCP 56 +#define R9A08G046_H264_CP_PRESET_P 57 +#define R9A08G046_CRU_CMN_RSTB 58 +#define R9A08G046_CRU_PRESETN 59 +#define R9A08G046_CRU_ARESETN 60 +#define R9A08G046_MIPI_DSI_CMN_RSTB 61 +#define R9A08G046_MIPI_DSI_ARESET_N 62 +#define R9A08G046_MIPI_DSI_PRESET_N 63 +#define R9A08G046_LCDC_RESET_N 64 +#define R9A08G046_SSI0_RST_M2_REG 65 +#define R9A08G046_SSI1_RST_M2_REG 66 +#define R9A08G046_SSI2_RST_M2_REG 67 +#define R9A08G046_SSI3_RST_M2_REG 68 +#define R9A08G046_USB_U2H0_HRESETN 69 +#define R9A08G046_USB_U2H1_HRESETN 70 +#define R9A08G046_USB_U2P0_EXL_SYSRST 71 +#define R9A08G046_USB_PRESETN 72 +#define R9A08G046_USB_U2P1_EXL_SYSRST 73 +#define R9A08G046_ETH0_ARESET_N 74 +#define R9A08G046_ETH1_ARESET_N 75 +#define R9A08G046_I2C0_MRST 76 +#define R9A08G046_I2C1_MRST 77 +#define R9A08G046_I2C2_MRST 78 +#define R9A08G046_I2C3_MRST 79 +#define R9A08G046_SCIF0_RST_SYSTEM_N 80 +#define R9A08G046_SCIF1_RST_SYSTEM_N 81 +#define R9A08G046_SCIF2_RST_SYSTEM_N 82 +#define R9A08G046_SCIF3_RST_SYSTEM_N 83 +#define R9A08G046_SCIF4_RST_SYSTEM_N 84 +#define R9A08G046_SCIF5_RST_SYSTEM_N 85 +#define R9A08G046_RSPI0_PRESETN 86 +#define R9A08G046_RSPI1_PRESETN 87 +#define R9A08G046_RSPI2_PRESETN 88 +#define R9A08G046_RSPI0_TRESETN 89 +#define R9A08G046_RSPI1_TRESETN 90 +#define R9A08G046_RSPI2_TRESETN 91 +#define R9A08G046_CANFD_RSTP_N 92 +#define R9A08G046_CANFD_RSTC_N 93 +#define R9A08G046_GPIO_RSTN 94 +#define R9A08G046_GPIO_PORT_RESETN 95 +#define R9A08G046_GPIO_SPARE_RESETN 96 +#define R9A08G046_ADC0_PRESETN 97 +#define R9A08G046_ADC0_ADRST_N 98 +#define R9A08G046_ADC1_PRESETN 99 +#define R9A08G046_ADC1_ADRST_N 100 +#define R9A08G046_TSU_PRESETN 101 +#define R9A08G046_PDM_PRESETN 102 +#define R9A08G046_PCI_ARESETN 103 +#define R9A08G046_SPDIF_RST 104 +#define R9A08G046_I3C_TRESETN 105 +#define R9A08G046_I3C_PRESETN 106 +#define R9A08G046_VBAT_BRESETN 107 +#define R9A08G046_RSCI0_PRESETN 108 +#define R9A08G046_RSCI1_PRESETN 109 +#define R9A08G046_RSCI2_PRESETN 110 +#define R9A08G046_RSCI3_PRESETN 111 +#define R9A08G046_RSCI0_TRESETN 112 +#define R9A08G046_RSCI1_TRESETN 113 +#define R9A08G046_RSCI2_TRESETN 114 +#define R9A08G046_RSCI3_TRESETN 115 +#define R9A08G046_LVDS_RESET_N 116 + +#endif /* __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ */ --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2BF8131D750 for ; Tue, 3 Feb 2026 10:30:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114643; cv=none; b=iqt5IROW1LYs1/6Aa4Hwk0Rv1MEdoEwrmddmqwLFff5E54CZv6HqBApXqZeqEq8YzgDa7NDej1MPQTiY0cz4S/kr+0jDPM2cwAF9ZRwxdoIGCdRa8QJqp58t8yKp7dePABANPAdubrRe9dT00xPTSW59KCrLyWR3dEBWa+5kigs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114643; c=relaxed/simple; bh=nqmViFdlK42egAFk21RI6YJ93SMnNNtye7DqWuUewbQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nIYAkuQUxohnPnFx7YYA9pfXcSa06jidWpM1KmTxfGfwOru5u4g3bfWhmB83UUkriM3nHCrPQ7YCbENWX/8TNQf1oc9rnJxlcY5SFubNTyphUr0FrgNMsorU2mARR4QF+zEMRCV9GcO9ZvsZ3R4EjGG0I+F5vBaTPaQTbT55g0Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HHPjp2MF; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HHPjp2MF" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-43591b55727so4782388f8f.3 for ; Tue, 03 Feb 2026 02:30:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114637; x=1770719437; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Fmzs8IPde+eTGNnjrRCkZOQdZ8/wWeNdZ8L5PAnUMI4=; b=HHPjp2MFhO9BsOd9LGb/TnpzxV7eJFB+nOHY0HIiSsRjAcn7DwN7UbAQtxcDgZUw1Z bCq76Sd49AGv0e5Qudsa6VCnJLwv/w8zHQ1i6ZT+C3ZHAdPFMZwxLuTrylFl5/kfvWCx qUHDbQPgr/bQCiNAQoZfCdIzUpyT0n1UxdD4QvBTBSSy+hhusDaDl+etpGCOW5MDoX9M fbLOKuQJ+o2TbdIrU+xfriaUDjkR0rAKobFNRddJsQ0HwtO9CxFGvD+epP8FOK5I1eCa wYa2tevjq3kiR6/MoqMJyGfDXBaUoHdYQ8vZWlgfwVEsZo7WORMIe+bjuYkpKVZsbaRV Faew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114637; x=1770719437; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Fmzs8IPde+eTGNnjrRCkZOQdZ8/wWeNdZ8L5PAnUMI4=; b=b92lOGKuGdtv0SxKa8+D8c0v4IfzN4qixAluf6yowos89nATS9TliThFy3nz1YD2aK +iG+8BkGTX+0+RgBg9VxwJLhnDH3MLtvOhTJavazt0dpncOPpK8puA6GHzusHwKHEuMt bhK9WILFaomNvji99H0I+l8pdGfz4LKNsslrDC7AkKTWEwwCgjmgNZDYpv0+qQU1i70v RRaGKla8SyQL2YePPl5QX2PvnMkQq5dXc1uCFGJXBb33N3ei+W2wTmw7t9DGf/4zmWK0 fpPY3fGUfCBMmyj0jTZhiO/rVAff6EeKW1/MS1kZE81VfmYrM6wFX9O4HoFKbt223xdm OocQ== X-Forwarded-Encrypted: i=1; AJvYcCXTieB1X/H5K4Pm7qmQL9LHEP202guUnaBuVpkoju0v7/ndm/3/ww4NDaK8Vqch4PDD6/LJmfHLFScwxn0=@vger.kernel.org X-Gm-Message-State: AOJu0YzmLfgv1OEOKf/4PVVi5AApywXgr/o4XhtGAnURZSsQUwlBHdLl Sbacrsve4mD53+q2iJjjSFiOT1g9bnFTBrI6UBJ1rCqWN2Ew67xu5/oN X-Gm-Gg: AZuq6aJeYETrP7YWE655ndcg9LvX7PsT3bIMx+c06wDN4K9W4IfB9VaIaX8IPKAp8Pj Gv5KWZEUjaAEzGccBTSTre2x+4qzTM9elSsH4Q+a27MYfAWK7VYj+yhWt1UCdxTAFRrjO8ZVeen rR8TZvtVrbSWX+ILafvZu0Q9ob2NSmuWqrd7a/BGAR46meariCe7fJji/7rP4oEUQJObhH/3a0m dsk7f056aC1fz13DPSyI0RXT2Xb8+pOD4vJht/OPjU4SPrFggEVTcJNyJnFMGpfiWBfSpSYArWI 8sUzDVm/YUP3Ii7HyUmgr9ZRe9xwtjUU9Af7+FZZy/VjOjMlsEnPR3lMCHLrHyUD4dGomltG/UK IdhqydjEvL0svSGjf3grbg8JyvpUIpbV3XGn/+h0+jHsxVsNEvJ1VxBst9gVeRxzPpckN0bZNZU /iMo9GZ6272YEDa1SjKQ== X-Received: by 2002:a5d:64e6:0:b0:435:9223:bfd6 with SMTP id ffacd0b85a97d-435f3a7bc25mr24116805f8f.25.1770114637295; Tue, 03 Feb 2026 02:30:37 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:37 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 06/10] clk: renesas: Add support for RZ/G3L SoC Date: Tue, 3 Feb 2026 10:30:14 +0000 Message-ID: <20260203103031.247435-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The clock structure for RZ/G3L is almost identical to RZ/G3S SoC with more IP blocks such as LCDC, CRU, LVDS and GPU. Add minimal clock and reset entries required to boot the system on Renesas RZ/G3L SMARC EVK and binds it with the RZ/G2L CPG core driver. Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * Added CLK_ETH{0,1}_TXC_TX_CLK_IN and CLK_ETH{0,1}_RXC_RX_CLK_IN clocks. * Dropped R9A08G046_IA55_PCLK from critical clock list. --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a08g046-cpg.c | 144 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.c | 6 ++ drivers/clk/renesas/rzg2l-cpg.h | 1 + 5 files changed, 158 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a08g046-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 6a5a04664990..0203ecbb3882 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G044 if ARCH_R9A07G044 select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 + select CLK_R9A08G046 if ARCH_R9A08G046 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 select CLK_R9A09G056 if ARCH_R9A09G056 @@ -194,6 +195,10 @@ config CLK_R9A08G045 bool "RZ/G3S clock support" if COMPILE_TEST select CLK_RZG2L =20 +config CLK_R9A08G046 + bool "RZ/G3L clock support" if COMPILE_TEST + select CLK_RZG2L + config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L @@ -250,7 +255,7 @@ config CLK_RCAR_USB2_CLOCK_SEL This is a driver for R-Car USB2 clock selector =20 config CLK_RZG2L - bool "RZ/{G2L,G2UL,G3S,V2L} family clock support" if COMPILE_TEST + bool "RZ/{G2{L,UL},G3{S,L},V2L} family clock support" if COMPILE_TEST select RESET_CONTROLLER =20 config CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index d28eb276a153..bd2bed91ab29 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G043) +=3D r9a07g043-cpg.o obj-$(CONFIG_CLK_R9A07G044) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) +=3D r9a08g045-cpg.o +obj-$(CONFIG_CLK_R9A08G046) +=3D r9a08g046-cpg.o obj-$(CONFIG_CLK_R9A09G011) +=3D r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) +=3D r9a09g047-cpg.o obj-$(CONFIG_CLK_R9A09G056) +=3D r9a09g056-cpg.o diff --git a/drivers/clk/renesas/r9a08g046-cpg.c b/drivers/clk/renesas/r9a0= 8g046-cpg.c new file mode 100644 index 000000000000..d77934872cf4 --- /dev/null +++ b/drivers/clk/renesas/r9a08g046-cpg.c @@ -0,0 +1,144 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L CPG driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzg2l-cpg.h" + +/* RZ/G3L Specific registers. */ +#define G3L_CPG_PL2_DDIV (0x204) +#define G3L_CPG_PL3_DDIV (0x208) +#define G3L_CLKDIVSTATUS (0x280) + +/* RZ/G3L Specific division configuration. */ +#define G3L_DIVPL2A DDIV_PACK(G3L_CPG_PL2_DDIV, 0, 2) +#define G3L_DIVPL2B DDIV_PACK(G3L_CPG_PL2_DDIV, 4, 2) +#define G3L_DIVPL3A DDIV_PACK(G3L_CPG_PL3_DDIV, 0, 2) + +/* RZ/G3L Clock status configuration. */ +#define G3L_DIVPL2A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 4, 1) +#define G3L_DIVPL2B_STS DDIV_PACK(G3L_CLKDIVSTATUS, 5, 1) +#define G3L_DIVPL3A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 8, 1) + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK =3D R9A08G046_CLK_P4_DIV2, + + /* External Input Clocks */ + CLK_EXTAL, + CLK_ETH0_TXC_TX_CLK_IN, + CLK_ETH0_RXC_RX_CLK_IN, + CLK_ETH1_TXC_TX_CLK_IN, + CLK_ETH1_RXC_RX_CLK_IN, + + /* Internal Core Clocks */ + CLK_PLL2, + CLK_PLL2_DIV2, + CLK_PLL3, + CLK_PLL3_DIV2, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +/* Divider tables */ +static const struct clk_div_table dtable_4_128[] =3D { + { 0, 4 }, + { 1, 2 }, + { 2, 16 }, + { 3, 128 }, + { 0, 0 }, +}; + +static const struct clk_div_table dtable_8_256[] =3D { + { 0, 8 }, + { 1, 16 }, + { 2, 32 }, + { 3, 256 }, + { 0, 0 }, +}; + +static const struct cpg_core_clk r9a08g046_core_clks[] __initconst =3D { + /* External Clock Inputs */ + DEF_INPUT("extal", CLK_EXTAL), + DEF_INPUT("eth0_txc_tx_clk", CLK_ETH0_TXC_TX_CLK_IN), + DEF_INPUT("eth0_rxc_rx_clk", CLK_ETH0_RXC_RX_CLK_IN), + DEF_INPUT("eth1_txc_tx_clk", CLK_ETH1_TXC_TX_CLK_IN), + DEF_INPUT("eth1_rxc_rx_clk", CLK_ETH1_RXC_RX_CLK_IN), + + /* Internal Core Clocks */ + DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), + DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), + + /* Core output clk */ + DEF_G3S_DIV("P0", R9A08G046_CLK_P0, CLK_PLL2_DIV2, G3L_DIVPL2B, G3L_DIVPL= 2B_STS, + dtable_8_256, 0, 0, 0, NULL), + DEF_G3S_DIV("P1", R9A08G046_CLK_P1, CLK_PLL3_DIV2, G3L_DIVPL3A, G3L_DIVPL= 3A_STS, + dtable_4_128, 0, 0, 0, NULL), + DEF_G3S_DIV("P3", R9A08G046_CLK_P3, CLK_PLL2_DIV2, G3L_DIVPL2A, G3L_DIVPL= 2A_STS, + dtable_4_128, 0, 0, 0, NULL), +}; + +static const struct rzg2l_mod_clk r9a08g046_mod_clks[] =3D { + DEF_MOD("gic_gicclk", R9A08G046_GIC600_GICCLK, R9A08G046_CLK_P1, 0x514, = 0, + MSTOP(BUS_PERI_COM, BIT(12))), + DEF_MOD("ia55_pclk", R9A08G046_IA55_PCLK, R9A08G046_CLK_P0, 0x518, 0, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("ia55_clk", R9A08G046_IA55_CLK, R9A08G046_CLK_P1, 0x518, 1, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("dmac_aclk", R9A08G046_DMAC_ACLK, R9A08G046_CLK_P3, 0x52c, 0, + MSTOP(BUS_REG1, BIT(2))), + DEF_MOD("dmac_pclk", R9A08G046_DMAC_PCLK, R9A08G046_CLK_P3, 0x52c, 1, + MSTOP(BUS_REG1, BIT(3))), + DEF_MOD("scif0_clk_pck", R9A08G046_SCIF0_CLK_PCK, R9A08G046_CLK_P0, 0x584= , 0, + MSTOP(BUS_MCPU2, BIT(1))), +}; + +static const struct rzg2l_reset r9a08g046_resets[] =3D { + DEF_RST(R9A08G046_GIC600_GICRESET_N, 0x814, 0), + DEF_RST(R9A08G046_GIC600_DBG_GICRESET_N, 0x814, 1), + DEF_RST(R9A08G046_IA55_RESETN, 0x818, 0), + DEF_RST(R9A08G046_DMAC_ARESETN, 0x82c, 0), + DEF_RST(R9A08G046_DMAC_RST_ASYNC, 0x82c, 1), + DEF_RST(R9A08G046_SCIF0_RST_SYSTEM_N, 0x884, 0), +}; + +static const unsigned int r9a08g046_crit_mod_clks[] __initconst =3D { + MOD_CLK_BASE + R9A08G046_GIC600_GICCLK, + MOD_CLK_BASE + R9A08G046_IA55_CLK, + MOD_CLK_BASE + R9A08G046_DMAC_ACLK, +}; + +const struct rzg2l_cpg_info r9a08g046_cpg_info =3D { + /* Core Clocks */ + .core_clks =3D r9a08g046_core_clks, + .num_core_clks =3D ARRAY_SIZE(r9a08g046_core_clks), + .last_dt_core_clk =3D LAST_DT_CORE_CLK, + .num_total_core_clks =3D MOD_CLK_BASE, + + /* Critical Module Clocks */ + .crit_mod_clks =3D r9a08g046_crit_mod_clks, + .num_crit_mod_clks =3D ARRAY_SIZE(r9a08g046_crit_mod_clks), + + /* Module Clocks */ + .mod_clks =3D r9a08g046_mod_clks, + .num_mod_clks =3D ARRAY_SIZE(r9a08g046_mod_clks), + .num_hw_mod_clks =3D R9A08G046_BSC_X_BCK_BSC + 1, + + /* Resets */ + .resets =3D r9a08g046_resets, + .num_resets =3D R9A08G046_LVDS_RESET_N + 1, /* Last reset ID + 1 */ + + .has_clk_mon_regs =3D true, +}; diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index c0584bab58a3..f4deb5d3b837 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -2093,6 +2093,12 @@ static const struct of_device_id rzg2l_cpg_match[] = =3D { .data =3D &r9a08g045_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A08G046 + { + .compatible =3D "renesas,r9a08g046-cpg", + .data =3D &r9a08g046_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G011 { .compatible =3D "renesas,r9a09g011-cpg", diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index 55e815be16c8..1db413bb433d 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -309,6 +309,7 @@ extern const struct rzg2l_cpg_info r9a07g043_cpg_info; extern const struct rzg2l_cpg_info r9a07g044_cpg_info; extern const struct rzg2l_cpg_info r9a07g054_cpg_info; extern const struct rzg2l_cpg_info r9a08g045_cpg_info; +extern const struct rzg2l_cpg_info r9a08g046_cpg_info; extern const struct rzg2l_cpg_info r9a09g011_cpg_info; =20 int rzg2l_cpg_sd_clk_mux_notifier(struct notifier_block *nb, unsigned long= event, void *data); --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC5E63203A0 for ; Tue, 3 Feb 2026 10:30:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114643; cv=none; b=j7qNvQdA/5/qnHUHCtzjHm6wEVVrRzWib6hKp0k4Inb/+UMcfwPxSCoVavptPZWgkxR03AslmGcTKQQ2VpuI4vyoOkquVUqYfNFcisKhB/rsrg5Fpl3oxcyYj+phuHs89Ig+FZDkPvtQVmHsXvDsZPA/3DIwJ60R55KcJIxOY2w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114643; c=relaxed/simple; bh=/pP38JI9Ka6M9LphVR3Gd1N5146wfnzBg/29MNSMJpQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UZc9ehLNqXuR1iJ1bggC2wSJxUPqdN4ApawoxBcOTbMGdVOYFerRog1oAIoeLSm34Lgeu8eklPlT2xadxlY99szJ0r1Ncvjxjp7KOIuJaeLxxIylWE57+5jLkSCLtYroLYCy5hzmEg5fhNX/GXgq5iJ/qJtfu27LlesRCCiGkhw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ExFrzyU9; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ExFrzyU9" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-432d256c2e6so4351980f8f.3 for ; Tue, 03 Feb 2026 02:30:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114638; x=1770719438; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jQ0XSMKuo97n0b2dbhMLVl9uwL3tkarcvuLRqzwsqzA=; b=ExFrzyU92/KXG8sQacsIGmyrYPkA4ym0g5fCcNzzFmZi1ZUeCzvJVnH1V+M32Z1w9S NfKu0pXYg2f+ot6b0bP6L7/6TcrrQzwO0/6qhlzPMEUSulvhzj6Q0WGacWiz5dMJV8AW ekBzEQWV2cXEleZv3NURplsOKUMrzpaR9rWzpZwvU5AqG4kfoR70Qef6TCAev2T/K+x7 yYyneCgQ2MlLiJb1YcDd/1z2YqcFSyMTVpfOsttpYtel6HP1FWrBllfDZifMRezDyVK3 DYVyy7e1+5x2hR6nm9lU9+4yiJXVhkCcurZGotyED7XSiXQtZryJLgpQ4R8+cVw7T6j2 8NGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114638; x=1770719438; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jQ0XSMKuo97n0b2dbhMLVl9uwL3tkarcvuLRqzwsqzA=; b=fi/WhYY4FPJWf3UYzjjPXpHDnC+151VgQ1Q7PmTwY7EHwGDddKrMFuoHM0DzOdWB5O CS1LKECgmdkBaItsyIIDUHMcSrMKCmaHaZ6uRVE5Y0vAz9uZwI6OOGecaiCB3DF0oCHM Q4eUMTI5HC2Su3VLAAMAgzswVVQy6xdktuN6qAJtuYx8k9rNT95xtIrdTo78Z5DmNYyj 7j+TCVTOzLqPXwZq6gaV/bXOQY6s/SUgxBltBEp8jTiYzawxTeekctDQ4E7N9f53M+ah 1F3aVpL2tT93Sf0xXoI1PumDAF4yLaUIVS1o5UYFlyh+NZB77Cbz/mMSDCbo+PCtU4tw vHBQ== X-Forwarded-Encrypted: i=1; AJvYcCWWgogLixcFc9jd9/ezSYJeGAfRapZOTAi01fhxONH1p2E4SzmYAwXtcyY2Vff81Sn2BKcpg132nSEJdxk=@vger.kernel.org X-Gm-Message-State: AOJu0YxSMC0jeb2PIWI8+jcXcuUlhN4JUOEV0u/yZGmxuj5xSi+QRXB5 O9kfjQgy4y5+9+E6c4GqNkFYq15hkNO8qsi7Phx+oUhWJ9mC14ch+uaT X-Gm-Gg: AZuq6aLOEx7kafSjREV0OVj59tgPg7cOemSHw4DbNEUErh5gzZgpsuW+3DDr0lm9BPN zO06xswz3brqIUV+hG3nyMTPBjWfG4+tltchb6SIiPo1wvKhc0OsJJhw++F1znF0ozDUbtZ8mE2 ilZ3yjCWYpENgXS2lpk8N2Q39+oTKV25i7OK/mCsX2gjeCCVhvIxzvQ4wXNhOhRTWaVox7VZs6u C5VWi18ZN8gVZFXNuMSSoDWhhFamUcL5oAHbB6nqNi2XZ7BCnmmvB3Jg63umbjUfc9d85gcQ4A5 qzlCkinvWiECyX4HipGJ2L45zD1AjkDgjv3ODrscbigbhC8sgYtltEgEKJQU41E781H01cCHica AaWJyMEGmcklc+f1/1MpLcSm39KkyqmvAdc8dxCgZD9Grl5cr8Im1wHWOBmtVw8593Wzy4qx6+W iJFRcEi9jynIV/9/1zuw== X-Received: by 2002:a05:6000:2881:b0:430:fc0f:8fb3 with SMTP id ffacd0b85a97d-435f3ab26d5mr22486139f8f.38.1770114637874; Tue, 03 Feb 2026 02:30:37 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:37 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 07/10] arm64: dts: renesas: Add initial DTSI for RZ/G3L SoC Date: Tue, 3 Feb 2026 10:30:15 +0000 Message-ID: <20260203103031.247435-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial DTSI for the RZ/G3L SoC. The files in this commit have the following meaning: - r9a08g046.dtsi: RZ/G3L family SoC common parts - r9a08g046l48.dtsi: RZ/G3L R0A08G046L{46,48} SoC specific parts Added place holders to reuse the code for Renesas SMARC II carrier board. Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * Added external clocks eth{0,1}_txc_tx_clk and eth{0,1}_rxc_rx_clk as it needed for cpg as it is a clock source for mux. * Updated cpg node --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 251 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi | 13 + 2 files changed, 264 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi new file mode 100644 index 000000000000..0922ad642c67 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -0,0 +1,251 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SoC + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a08g046"; + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&gic>; + + audio_clk1: audio-clk1 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + audio_clk2: audio-clk2 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + can_clk: can-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x80000>; + cache-level =3D <3>; + }; + }; + + eth0_txc_tx_clk: eth0-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth0_rxc_rx_clk: eth0-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_txc_tx_clk: eth1-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_rxc_rx_clk: eth1-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + extal_clk: extal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board. */ + clock-frequency =3D <0>; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + scif0: serial@100ac000 { + compatible =3D "renesas,scif-r9a08g046", "renesas,scif-r9a07g044"; + reg =3D <0 0x100ac000 0 0x400>; + interrupts =3D , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", + "bri", "dri", "tei"; + clocks =3D <&cpg CPG_MOD R9A08G046_SCIF0_CLK_PCK>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_SCIF0_RST_SYSTEM_N>; + status =3D "disabled"; + }; + + i2c0: i2c@100ae000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0 0x100AE000 0 0x400>; + /* placeholder */ + }; + + canfd: can@100c0000 { + reg =3D <0 0x100c0000 0 0x20000>; + /* placeholder */ + }; + + cpg: clock-controller@11010000 { + compatible =3D "renesas,r9a08g046-cpg"; + reg =3D <0 0x11010000 0 0x10000>; + clocks =3D <&extal_clk>, + <ð0_txc_tx_clk>, <ð0_rxc_rx_clk>, + <ð1_txc_tx_clk>, <ð1_rxc_rx_clk>; + clock-names =3D "extal", + "eth0_txc_tx_clk", "eth0_rxc_rx_clk", + "eth1_txc_tx_clk", "eth1_rxc_rx_clk"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sysc: system-controller@11020000 { + compatible =3D "renesas,r9a08g046-sysc"; + reg =3D <0 0x11020000 0 0x10000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "lpm_int", "ca55stbydone_int", + "cm33stbyr_int", "ca55_deny"; + }; + + pinctrl: pinctrl@11030000 { + reg =3D <0 0x11030000 0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + }; + + dmac: dma-controller@11820000 { + compatible =3D "renesas,r9a08g046-dmac", "renesas,rz-dmac"; + reg =3D <0 0x11820000 0 0x10000>, + <0 0x11830000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "error", + "ch0", "ch1", "ch2", "ch3", + "ch4", "ch5", "ch6", "ch7", + "ch8", "ch9", "ch10", "ch11", + "ch12", "ch13", "ch14", "ch15"; + clocks =3D <&cpg CPG_MOD R9A08G046_DMAC_ACLK>, + <&cpg CPG_MOD R9A08G046_DMAC_PCLK>; + clock-names =3D "main", "register"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_DMAC_ARESETN>, + <&cpg R9A08G046_DMAC_RST_ASYNC>; + reset-names =3D "arst", "rst_async"; + #dma-cells =3D <1>; + dma-channels =3D <16>; + }; + + sdhi1: mmc@11c10000 { + reg =3D <0x0 0x11c10000 0 0x10000>; + /* placeholder */ + }; + + gic: interrupt-controller@12400000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x12400000 0 0x20000>, + <0x0 0x12440000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g046l48.dtsi new file mode 100644 index 000000000000..f6f673abc01b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A08G046L48 SoC specific parts + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a08g046.dtsi" + +/ { + compatible =3D "renesas,r9a08g046l48", "renesas,r9a08g046"; +}; --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F02B324B3A for ; Tue, 3 Feb 2026 10:30:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114642; cv=none; b=e+ky5r80rDdf2wEk7eFObaMn3fUlb4Ye5B2jU+OstvGAqrv7M2R8Iy7wokWIKZ3UdTfYGjLZtV9/0npBRV8KTw2EdHqEHSX/b6UPqZIi4t0ymIFxQ7nYLgtJDJhYVu/WXZjQ57a2BNeixJDCMSeeaLBkG9ahOzTHEitVXX01aCg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114642; c=relaxed/simple; bh=Wq+a0akVk10PgsktNJq5HYS6ak+Cjn/XFmPIdz5iQj0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=n0KVtBtkWtVEmGUt0ka+CuWxsEbkoxJwJmuzPcNwtcZvRazVeTe1QS4ehGVdssA8vVlbJrj/Lfxv6tVdTUm7aJDrkZiPmt68hariT8XhLzbjXHEEXgfqb7UCZRzAfzFFcsGqH6cn8vLyTrEJJN+CmVuXaE7/b3TxMMK/UsgK/Oc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PzCJ6CgV; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PzCJ6CgV" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-4358fb60802so389233f8f.1 for ; Tue, 03 Feb 2026 02:30:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114638; x=1770719438; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ikFL8PTnKbTqxK17C0/xAPkkgkgnyx1QdclrpYFlkDg=; b=PzCJ6CgVFtBSRN8+2oZjjwJRGYcDJ0jI1JYPHpruuqdy8ArB3ki+fNqXSge8F6hCIR 5Mk4PbNqCyYmmNf0XgFoUiL7ALBJGqyv+Dgg92qGSYBKfgOqDzk7HRacA+Q3ZIWGG+Q/ VHO/gi3fXJROKiTOBH8T4Lws00aGabKAsfMFL0/EX2Z9WD1PjlgkC7HlOPGeF/gZ8mH2 HorG8FpUzrdQSQ5HrHzEuUyk6dejnb/p99qe/Q+xOhTcYiFOi+kAQKnYiMokcUtHFccV GxhD4I78pi1bPfb+QmJzatD5Kf/21fusHwoA9Ive9BPZjI2vk7c538n5o2TM2douJdzJ c0hA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114638; x=1770719438; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ikFL8PTnKbTqxK17C0/xAPkkgkgnyx1QdclrpYFlkDg=; b=qUv0kufkB4dirQztjjew+9NIMNJY4aGX1glUW2Cix3YiglF3PHfsRaMuULeS2bPH7/ swwGpggL8PQpg9zsraXj8EXPfLLeTERz3J6lJR4++a30ObWHjRy4GAD+6x5C9upl/jyu BOMs/4sLazSLe5upE2q3jDJ6djUDkbMDU/sIfxVKA9azc0yf4XWBe8mxsF6PEjfw8yOK G8MI/14AbPNelDGyaGyhwtiWdCIoyWQnS10curbHWZE5qVsEq+FPfUTbvt8M8qeWVPP8 NPKV8BRWABfMVYawvvAN28ZCJRWXt55UOOZ4go/XmWAhV0WtpxpdESZoVxLrUp0D2fa0 2jUA== X-Forwarded-Encrypted: i=1; AJvYcCVM2JF6MVyYY0YYTtiDsxDnS75YEUDssWQ4esrZrA4DSQjWCT+7iK5m6oOLJMCxbw2//Cqqx0bdt1YKnK4=@vger.kernel.org X-Gm-Message-State: AOJu0YwrdPLA8hpq1gMmneUd9TqAuQMgXLo2Ta/Cx1B7nl4v0XUI85uy 3rdxXyl1x9QdN984/uQCioaQKVN/i0SXDRcjV1NIuti0nQ8IDnPURGDg X-Gm-Gg: AZuq6aJIJU8V+DygRzJeQO4eAv7ksRtDLoiEREKhZCfVHwx2xAIbn9smylVNeU5EtXj DL1XOx1GOH44xvisq/DRJwNGOao2Yn0d4a++8CwwuE502SoIbtWn/YtqewlNB5sBTK/3Gh7fuyQ nUk/O8POKt2WIlGCAsz5hUsNUX4Bj5weSJgUoeN98k/krbIvJq2xm887C3ru1QU2mIa2W9QIINN ypHxUHPs8ieMC1emSrgs8hf9zdqZ8LQY9heW3/AnrOJ7sDlK+K4RnIeB0DaNbTEXNZLYJuQa2r+ UP/QgoiscsfDJQRN0E7eu5otdbdQHLfeohi/CENDacXxKX+/OHgpUrAmuBIMnFO0uYIN5+BOuKB NzDapezjLngIYv5AL4EX2LDCoC7M0xHtO/TPPc2hIYPMs/s3YJZ9pJ30JR7PV61h/I/vy7HuwcV TNVe/Pig6mAym3Cbxtyw== X-Received: by 2002:a05:6000:402a:b0:435:985d:1023 with SMTP id ffacd0b85a97d-4361130e9d8mr3936898f8f.7.1770114638382; Tue, 03 Feb 2026 02:30:38 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:38 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 08/10] arm64: dts: renesas: Add initial support for RZ/G3L SMARC SoM Date: Tue, 3 Feb 2026 10:30:16 +0000 Message-ID: <20260203103031.247435-9-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add initial support for the RZ/G3L SMARC SoM with 2GB memory and extal clk. Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * Dropped gpio.h header file. --- .../boot/dts/renesas/rzg3l-smarc-som.dtsi | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi diff --git a/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3l-smarc-som.dtsi new file mode 100644 index 000000000000..7c21afaee9bc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for R9A08G046L48 SMARC SoM board. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/ { + compatible =3D "renesas,rzg3l-smarcm", "renesas,r9a08g046l48", "renesas,r= 9a08g046"; + + memory@48000000 { + device_type =3D "memory"; + /* First 128MB is reserved for secure area. */ + reg =3D <0x0 0x48000000 0x0 0x78000000>; + }; +}; + +&extal_clk { + clock-frequency =3D <24000000>; +}; --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wm1-f68.google.com (mail-wm1-f68.google.com [209.85.128.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 879AC33A9CB for ; Tue, 3 Feb 2026 10:30:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114643; cv=none; b=fuO1pDwqM78wlJ6I5Sx4f51yh77M1i3WAhV5HfCjEKrsPeZb6iv1YWs7WfgdNJ6DwrhmBFCeZzP2CoVfS3Pu/SuB7qYmf3idhVcxg/mZYo0UPDpo1IXCCDXyQzQIDSXtBOWGe+kXStcZMfuCFgI1zksYGDw3Jul/9twclwsNEcg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114643; c=relaxed/simple; bh=ex1mvqe2mbVjkMNCdMAY4qBzAeJ5mwBkW6yCSYOlsQI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NwBz6YUTOQ1TyJTCEWNl+ZHGN4IB4lahXLgvrvLyD5IgLw4bSfLxRzgH81y8s+mIlkhz47pGar5qJRICX2cHiwknNcNExclnJUz/qmeeyP+/gsplultXb3wn3OI7HtWbKCI01+ojYijhuGH600ds1DVGhN61K2aDYgCsShd9zmg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MAyeeDMe; arc=none smtp.client-ip=209.85.128.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MAyeeDMe" Received: by mail-wm1-f68.google.com with SMTP id 5b1f17b1804b1-4807068eacbso45247535e9.2 for ; Tue, 03 Feb 2026 02:30:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114639; x=1770719439; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SfqVTSyxwRg8Ma/ogFcamAET2PFGRVKefL6mWxk01zY=; b=MAyeeDMe5/DKO3oT97qPMkdcBjNat+Pl188xvbojOez1SXuHUmBcS7jQRyGB52iBC4 lUP+rEbXFDuvLER+dWbckGH+WVY75JYi3oRDEkflje0VtDChnoKSVz9iUJa44U/SCyoe ozIEq5oabo6xsnGqP2RXWuRrT9sHjaG/zV9txxG235f5/73b/XkAerSdLbBHFCoTYjIS ZGh6El0/hr+xy08vJdPIkEYEPlOB+ixOQM8VK7/iea+8OfPNY3ttpY7lcuZn48DhoGjv xsTgnuEaaEuQ8G+iyni0sky3xilSAz+EOVTyACxFo+xpR+TmSuJyJa6+KHACam2RoLBN PIfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114639; x=1770719439; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=SfqVTSyxwRg8Ma/ogFcamAET2PFGRVKefL6mWxk01zY=; b=AQY8+FL7Ous62J2H3Il/S61w7UbRUzI88vjj+xMuRjMXt0N2WsJYart6YSENo7szRw 2Nhzst5zPuysjWbB0tj05gmrghVWDbLT7kgDGYK38HVzQmNvQfaF6MGAXYZLnjKeBm7s s5Pw0vQ892QCkOqulPB6m/+JR8yW5HOzs9Q/bOzDdCyHvD7JHpr+ci0/7/W0OK9uWtlY 3fmwSwecAD7gZTYdGItjQEiHkINL27yg87QOLSrmS3M2jGWS37hUn8SaKai8jd9QeOry A9Z/f+K5zHI8dTDMdldMzJXYhuLduPKgTn2o5elrHe8ntPMGr7RHOJBSQgJwPKpvNpXa zGTQ== X-Forwarded-Encrypted: i=1; AJvYcCWVUUQXFGov/zJ4p05spPydPEXe5CdoskC2u4x8t08W7zTIu/ViUphCm8ffawiwewlKkDwWrk/aJ2UrnGc=@vger.kernel.org X-Gm-Message-State: AOJu0YwqtukTyDxAQxYtKoPPXD4aSZw8agMamUoDSfPqkoANt6t9FGef 09DUOomBarXBW/SEioAEB7laCcHNjEJWMWkuEZcysW9I4yb2Z9YFhJYz X-Gm-Gg: AZuq6aKa+AGhCRI7tWlpkHBQ/WkpIySHvbhZVf9Q5oJ7IJSt3Y1XaACpaf5mrDP8PP5 128xmoCWH7izzICIAl1lfq3s9O9TUPf1GX+BnU3QZbPeK3+PTvnBQ6U+A1XXOjmhjbshlNTpV9w x0cz6l27/j58G907pkoe80OzMqbCVEMBRk+x1LI301rky1O6K2LRi7gBiL0pDxLKIYy0y0BeC7Y atrXykcsLq0m75r/77GfsFTswPkPyHkgdQmonZlx8JOg3mbO2+w21sBhitO+4M1UbGM/F5d3BTN /DFgsL/9XaazI6ITN8Bch94fEDmWi4Zr/37sZmcnmOGaFL/ENRQcKK6xqL9rb8N2gbkz/q4f6gS Vw22W2HqsBO6TsFk1fDm1oUR3CvZh83vFVIAOskKDIRwVjT21OqafCJYwnJsoPU4ebV6vvGThPA UbLwI5mBbe9a6zIZhGjg== X-Received: by 2002:a05:600c:474f:b0:480:6ab1:ed0d with SMTP id 5b1f17b1804b1-482db452587mr187008255e9.9.1770114638974; Tue, 03 Feb 2026 02:30:38 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:38 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 09/10] arm64: dts: renesas: renesas-smarc2: Move usb3 nodes to board DTS Date: Tue, 3 Feb 2026 10:30:17 +0000 Message-ID: <20260203103031.247435-10-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das SMARC2 board dtsi is common for multiple SoCs. So move usb3 nodes to board DTS as some SOCs (eg: RZ/G3{S,L}) does not support USB3. Signed-off-by: Biju Das --- v2->v3: * No change v1->v2: * No change --- arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts | 6 ++++++ arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi | 8 -------- 2 files changed, 6 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a09g047e57-smarc.dts index 696903dc7a63..cc75f6fdf7f5 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts @@ -248,7 +248,13 @@ &sdhi1 { vqmmc-supply =3D <&vqmmc_sd1_pvdd>; }; =20 +&usb3_phy { + status =3D "okay"; +}; + &xhci { pinctrl-0 =3D <&usb3_pins>; pinctrl-names =3D "default"; + + status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi b/arch/arm64/b= oot/dts/renesas/renesas-smarc2.dtsi index b607b5d6c259..69c0101ff7f5 100644 --- a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi +++ b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi @@ -107,11 +107,3 @@ &sdhi1 { =20 status =3D "okay"; }; - -&usb3_phy { - status =3D "okay"; -}; - -&xhci { - status =3D "okay"; -}; --=20 2.43.0 From nobody Sat Feb 7 05:53:15 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 216A733B6E6 for ; Tue, 3 Feb 2026 10:30:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114645; cv=none; b=QgFMD+kGtEvNxr2q3ZvPD6L3IAHGUDLsLLWwx6AhpjPT9iZ9LTybV5ceFh+VQxRKyphwFOUyU4oHoRwn8xCDdPLm8TSeWpH7jZCVmtVaO4uJGCd/ev01dO0G0nzhLdg46LKj/IgKwAVPXHtjIB/cuX2MRlubTSTjzeudMpIBFlk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770114645; c=relaxed/simple; bh=0MTzIy7crs4kNh+ZUPCYfGcLKbcJen+bM0bYCrJj2VU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Rnjr7WJdHz5TipKOh2K/e6IpEuNeO2Id9P/SY3MNEjW2IkbCtw3HNbihsW2iiY0/MHtFdbVBGbl8iQHNqC9WGXAlx58WJAQUmyxByvjgG1d8TRQMtqSaaRLWliQwn76FnivK05+DhzOZUtzhVjoGS0Or1CYbnKlJFqNit7KdDmk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SAykJWpn; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SAykJWpn" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4801eb2c0a5so52215895e9.3 for ; Tue, 03 Feb 2026 02:30:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770114640; x=1770719440; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YJ0Cr8rQrm1tlnQhk5AGGEpo9oul+BbRV6O9Yi61KeY=; b=SAykJWpnoC3rAK4hfJag/i3pZsGpmpKhQzi5oNA4aR7tPRy7BmDp9WRdHXwXu3uDSW NyX3ainK7RQi69qz9uM1GyPjUd05nJuHgXBpv1YDAxxSHGEdS3Nh8uFs9BrYGrJuh7Y/ 87o5VLBnJ2M1gwf+94MkycxvvjokwOzV0DJDPGLGE48FfZJ66JFNek4DGJZz01sWNX8T qCnOJJUTzHQxwqd6LKyridYFbIkt96q6yucxkNGF1Fb6f/91enkeyvNXwcr7HQ8BF5Ss o4ZN1itTQcQTcG5/rWDjT+BeIT1sCBCnmfErH1t6bSfVA+oRGOomIg0XG88ufEjLSbfB fzpQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770114640; x=1770719440; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=YJ0Cr8rQrm1tlnQhk5AGGEpo9oul+BbRV6O9Yi61KeY=; b=lOwD86O08PupkP69o05koLSVV3bua8Xl+2Ptgmn4aiEfKvIjbjgfE8V4gxsWhkWPrI e0T6Ui4urai6w5yf3CTEhfm4D7sfp2iD/YHTUCgCsyfekPbZk0ZH56qawHNVLyERZs1J AUoi+dKZ2piOvOdqdrealAd3OBZmB43LTeDAhw2vHy9K96CGuY8prBrw4hxtOhfuJlxB 7jv9Nan+YPaJOnYKzrKi3BuXWo1eKjzZe2jD48qw9XZesoMCT6gfZmuToNt00bsRAJs0 fyslxL8wn9o09lWhvQHTtlP72aFftHgwTa3Pciw/y1BmtP5WD39br+Xb6y6JuC7ORBLk 2Wkg== X-Forwarded-Encrypted: i=1; AJvYcCXF+TLDJlPb2kC1VxW3BcTd0VaFc7xmQp1jMcjifDygOR0yHQj6Moe5H3lxSwl1gIoMIFHuvUljUEPvJb8=@vger.kernel.org X-Gm-Message-State: AOJu0YxQoJ6UzSB7DMgyrl/xdXfvlqB1LE8tfkCvcniInWdI7YiPcLnr EJOp39NvFpei4NUsuob5tcn1FsAlOAINjpQSmictoaugBjg1VgolH5N1 X-Gm-Gg: AZuq6aLn/0yh+fbEqBfMB2/oYxQNqX/yz6jMRjjehdkLwYIqNDdqhbBBCWP68OJQwZo 5GGVbB012DYRdycNPwgPaTo2Fj7LitedxY1GEcUTfEtRRGidaOm9AGwPOG/5cj8GRZhu80Sy1J9 crRZJPZUR11rxrSkYFNgOT6HsiUR2Drh+B1SUKFliBToJGUTs/zXW/2tftLctWwaJVPPcY4UztW W/ecrdGeZWjHZrDFFq4bZ2SeYYI1BhHz4aUhnZ9hnw9dc8VZZ5b2NK7rVx+KT9+mROSQunFq3G8 YEJ7BhSFkPHrR2BEKfFg5h3xT/rtPaAny5yskuBYrdACbT0PT3tGeJ3FXn2UrL82cD4gxU0Yu/6 KvGBa0/txaRVIS5OMovASBvn1LPxiJYMzyeirQHE32rI5nxzK1YYg2pDBjbaqMHzqCAUWAkwLoP 62xOq7enxv07oMuO6wBg== X-Received: by 2002:a05:600c:310f:b0:480:3a72:5238 with SMTP id 5b1f17b1804b1-482db49243dmr208264455e9.30.1770114639755; Tue, 03 Feb 2026 02:30:39 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:9cd9:f748:166d:55fc]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1323034sm53160961f8f.35.2026.02.03.02.30.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Feb 2026 02:30:39 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 10/10] arm64: dts: renesas: Add initial device tree for RZ/G3L SMARC EVK board Date: Tue, 3 Feb 2026 10:30:18 +0000 Message-ID: <20260203103031.247435-11-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> References: <20260203103031.247435-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial device tree for the Renesas RZ/G3L SMARC EVK board. Added placeholders to avoid compilation error with the common code in renesas-smarc2.dtsi. Signed-off-by: Biju Das --- v2->v3: * No change. v1->v2: * Dropped scif node as it is already included in common platform file. --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../boot/dts/renesas/r9a08g046l48-smarc.dts | 37 +++++++++++++++++++ 2 files changed, 39 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index 1fab1b50f20e..0153e772c231 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -179,6 +179,8 @@ dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pm= od1-type-3a.dtbo r9a08g045s33-smarc-pmod1-type-3a-dtbs :=3D r9a08g045s33-smarc.dtb r9a08g04= 5s33-smarc-pmod1-type-3a.dtbo dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pmod1-type-3a.dtb =20 +dtb-$(CONFIG_ARCH_R9A08G046) +=3D r9a08g046l48-smarc.dtb + dtb-$(CONFIG_ARCH_R9A09G011) +=3D r9a09g011-v2mevk2.dtb =20 dtb-$(CONFIG_ARCH_R9A09G047) +=3D r9a09g047e57-smarc.dtb diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a08g046l48-smarc.dts new file mode 100644 index 000000000000..86db86335d5e --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts @@ -0,0 +1,37 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SMARC EVK board + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; + +/* Add place holder to avoid compilation error with renesas-smarc2.dtsi */ +#define KEY_1_GPIO 1 +#define KEY_2_GPIO 2 +#define KEY_3_GPIO 3 + +#include +#include +#include "r9a08g046l48.dtsi" +#include "rzg3l-smarc-som.dtsi" +#include "renesas-smarc2.dtsi" + +/ { + model =3D "Renesas SMARC EVK version 2 based on r9a08g046l48"; + compatible =3D "renesas,smarc2-evk", "renesas,rzg3l-smarcm", + "renesas,r9a08g046l48", "renesas,r9a08g046"; + + aliases { + serial3 =3D &scif0; + }; +}; + +&keys { + status =3D "disabled"; + + /delete-node/ key-1; + /delete-node/ key-2; + /delete-node/ key-3; +}; --=20 2.43.0