From nobody Tue Feb 10 01:19:19 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F251C2874E9 for ; Mon, 2 Feb 2026 07:33:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770017621; cv=none; b=mOo//Z+YD2j2lVRcoVb+Bb4VbuEUzJjsgtmckycAvN59LlgJECdVws8OqTyvdNbFt2RXG4M8Nfns21bOb7wiqZY/Z6xFoAIkizlO/I2QD72NWCprlhDsz0apIpsEqSQRKQW1kh3m/mffMs09YDekJgs+soWPdxNt+xyaGYROn1w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770017621; c=relaxed/simple; bh=PkLK0xW2ngDTaHM3XdHGUr0HpsZL0cMm5AE/uDOJAh8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=po2g2S8C2tCudz1PTsdVHgd/09ruaCBSNNm08PY5/9qu6/rv4w0H2MEiJjXC8Vs7ERDZVUpzg+aX3Me8FyPycFa09I7hb1iHP5Q+8KqT0GVDyM71WLciPSgeFtBTJ9ggDiI7MXdEh59z0ZcVmy8kz7LBpF7UXEpo81le7AhdjPs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DkjCPO8+; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=J7br734E; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DkjCPO8+"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="J7br734E" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 611NuUms733449 for ; Mon, 2 Feb 2026 07:33:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=UQSkxhB6wZi cS7MLS+HMXzCRxN6RPP3EpbHjPNlBzYA=; b=DkjCPO8+RaFECmyXqW4lKbqI5ZK jb4LVug0+9IwVoH4HS2xc4fjoeIyTyUL2tUDHbdVFOlONKgg9YatnYkGj33QzUQI rIYJijs0xd6rMrtkA7GxQiCaz0EoXant0mnInWHY1g+X+PEUjPl7YZV7FDobd0Ni 1t7uZ8Ilu+MM5ahVXi4E2b+WDFbn225tLwKmCDlSfgRtexOPZdlaQUaiU7Y/EDd1 mV27tCz46nN5PrnX+45DUhnGTSyWREqFbGElN62jOkhGI+7RXsH8qJAWAPuEd8pg JFncwkHsT0afTANs2eJCU5maqrXcl+VrJRSDX5+4CR5YFTu1ZUJEzAXvhWA== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c1b17vd0e-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 02 Feb 2026 07:33:39 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-352c7f19acaso3339460a91.0 for ; Sun, 01 Feb 2026 23:33:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1770017619; x=1770622419; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UQSkxhB6wZicS7MLS+HMXzCRxN6RPP3EpbHjPNlBzYA=; b=J7br734E8EjadOIp+ojMN6X62xtc/DtqIa2WTObDsv4+6J4tfoC1IeNeoHdUhUVLsN oKW6O53BD0jfxgvrQtXbVfe8Z6wYiDdMNRpEFMt93F3/6rt83Hl/CTpSYiiaqr1i+I6S L0ml4vlfLEpe5p/WNf2I/1D1E0tpQLkntPbS08n5UGAra5SV2mQZQI6NVKQSbzoBgKej OV9XKvIuGQlHB7kSkRw49/QfVu5hHoAuxP0IRRBEMB2+RTENq/15HR1rbdyvRKSOfvA4 98vdhJ4Z+OIBlvZkqR2UQcNMi6Bd2C+6sjBFTFMYevu6heQJTUFnbXU9dxPKtSc0QdqK DPtA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770017619; x=1770622419; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=UQSkxhB6wZicS7MLS+HMXzCRxN6RPP3EpbHjPNlBzYA=; b=qVRnxVD9qEjVI6ssVVBXsQj+Eqps7IaLLgtKYKNnTMXjMpVC+oQwakR76E94eNU7GS 5ZtZb9euuGDg8at3fBbpf/rMNZeeNlOdRTNppHlA3s2g7CdZWXkVLkf7U4ta3qnfQgVF 8S7M0jbfjYggwBHuhbEIGFROJORQJhhE1nbtQPg2Q6E2YyKH9Uw4Wo3BDiaXDg6xyVhg 30uh4EGHMFGk+bkfWP3fKSp+L1gybxYWBcNCP95NfZA4GfDotUzn4++UxCtobAyHLvc5 J7OaV2nBSN68mZie8frW9oi83BX9d3nxbfR8/Wtaoy/w5qGE5FGliX/VG/vF7s2Onaw+ t6RQ== X-Forwarded-Encrypted: i=1; AJvYcCXd3oqEbt54PCTjigNjNQQpE+pTwfqBTd5jtDND/xCDKJbO9fdKn0Xl6LhTyY6y/WW2rLwiCLdUXW6DlAE=@vger.kernel.org X-Gm-Message-State: AOJu0YzR7TSgJ3BEvSU1popji2fLMTTnAi7C/6MbeyILE20JN/itqU8d uCQGi7g9OH/rg/gtDpHAIMgiHEpFLuneXvEVQjumFg8JbE2H7qkkfslBQ1KI90L0RwYQhj56vEP 3Y5fOT+KhAnTWC9Xwh9yCTpTO2RBZ5ph9azXADZLzhXMj/AkWwLeRdJgnoB20pbY86Rw= X-Gm-Gg: AZuq6aJ36dakTqQOZN0BVSjdQ1ZeuuM7y1gZ0GLnhAgiEuzO1I3YjSsxh4rrVF7XRig 4B+zI2pyMadZwOUCbyCTGM1nu/XEiXtYBm0dYGjGS9KdCBcoeofHBDffAjZTt6DSBugZZjvyMwl Ro+wtgBdlyOWFhbx0ptzU7l87uy1LFbVgtJ3JtX7fGZTH7gQcAFCHPCB4vZPSuWL04AkOaduloa mK1Bt1LXEDuqVz8Gt/W1auz4ix9LiE5GHsZJOkWGRc2TLQbp1ZTe0qB7V3vod4MHf1wf8V+aXCC hQXntv6ZZF0dfwdggh4+0Mxc1G7QdYiiGvHX1f2AhKEyK69EvuoaQIHv9bdymyVkCoQzFcCHmm4 zn2uttr8v2mEl8AP/4trq5r2HZkr5jKG2QyOodOyWQ//0SFNj6hmm+OsuWeYKkJ0f7v56stvqFM juepxgDT5W5rHRQnUWvteGZO3GoBTVfkNH25wimdE= X-Received: by 2002:a17:90b:2e4a:b0:349:19a8:e00e with SMTP id 98e67ed59e1d1-3543b402197mr9276839a91.31.1770017618478; Sun, 01 Feb 2026 23:33:38 -0800 (PST) X-Received: by 2002:a17:90b:2e4a:b0:349:19a8:e00e with SMTP id 98e67ed59e1d1-3543b402197mr9276812a91.31.1770017617976; Sun, 01 Feb 2026 23:33:37 -0800 (PST) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-353f6103e25sm20758332a91.1.2026.02.01.23.33.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Feb 2026 23:33:37 -0800 (PST) From: Varadarajan Narayanan To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: sumit.garg@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, Varadarajan Narayanan , Konrad Dybcio Subject: [PATCH v4 2/4] arm64: dts: qcom: ipq9574-rdp433: Reorganize DTS to introduce eMMC support Date: Mon, 2 Feb 2026 13:03:20 +0530 Message-Id: <20260202073322.259534-3-varadarajan.narayanan@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260202073322.259534-1-varadarajan.narayanan@oss.qualcomm.com> References: <20260202073322.259534-1-varadarajan.narayanan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=LcAxKzfi c=1 sm=1 tr=0 ts=69805353 cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=u54x8HqV3kHLMJtzIbMA:9 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-ORIG-GUID: 40ec06fBejMmfC-TOdped9ZX5JgxATyJ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjAyMDA2MyBTYWx0ZWRfX8Otqz24SEAoi fRLcqx4t+M77EqLUfKHeC0VPbILR7QG5L5M6ZB59Nd+3OzfA/FNvmcF9MfHfqRZ0ojKPe6wgSyy SWpoAe7AhpuN/yCkxRM0m5ZWcsoqQKBimnVgvlRd0jj/tF1jzAisgxvCqj/fv8Ti+4+lkM8DaNP a7SxBP4kFUJb+J80IVJQcluS2uCg4xjOiIOdGppCJKR8dJ5kAqohto6ZBObSUZVlbkrgvCwOBZM OX+Hcpa7qfFIwLVkCwGrJq12WKFmR3yBsfNs74JPS89swLCPfJWgEovJcd2f3p7gOcqRG8OCKdT rcVWuaJsQu7Bi3ZY7+0atJqUcbiZ1VX4CKrd8TaDzkoZEs1XJvF7VC4NhN71A8Arnxg1GrRmmeN f1Rf1pcuFM9pQLqxWebIY884Z7/t2XW250m2ImnNBPjDcDHvhh0dVoKyNuNqGJvyXoHTc1kcF/c My/podKCbfMsygd3BRQ== X-Proofpoint-GUID: 40ec06fBejMmfC-TOdped9ZX5JgxATyJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-02_02,2026-01-30_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 adultscore=0 priorityscore=1501 impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 phishscore=0 spamscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602020063 Content-Type: text/plain; charset="utf-8" The RDP433 has NAND and eMMC variants. Presently, only NAND variant is supported. To enable support for eMMC variant, move the common nodes from ipq9574-rdp433.dts to ipq9574-rdp433-common.dtsi. ipq9574-rdp433-common.dtsi will be included in rdp433 NAND and eMMC DT files. Reviewed-by: Konrad Dybcio Signed-off-by: Varadarajan Narayanan --- v4: Not enabling qpic_nand in ipq9574-rdp433.dts as it is enabled in ipq9574-rdp-common.dtsi v3: Since qpic_nand is disabled in ipq9574-rdp-common.dtsi, enable it here. Add 'Reviewed-by: Konrad Dybcio' v2: Move common nodes into ipq9574-rdp433-common.dtsi Trim down ipq9574-rdp433.dts and #include rdp433-common.dtsi --- .../boot/dts/qcom/ipq9574-rdp433-common.dtsi | 121 ++++++++++++++++++ arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 116 +---------------- 2 files changed, 122 insertions(+), 115 deletions(-) create mode 100644 arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi b/arch/arm= 64/boot/dts/qcom/ipq9574-rdp433-common.dtsi new file mode 100644 index 000000000000..3422058ac480 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * IPQ9574 RDP433 board device tree source + * + * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved. + * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +&pcie1_phy { + status =3D "okay"; +}; + +&pcie1 { + pinctrl-0 =3D <&pcie1_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 26 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 27 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie2_phy { + status =3D "okay"; +}; + +&pcie2 { + pinctrl-0 =3D <&pcie2_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 29 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 30 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie3_phy { + status =3D "okay"; +}; + +&pcie3 { + pinctrl-0 =3D <&pcie3_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 32 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 33 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&tlmm { + + pcie1_default: pcie1-default-state { + clkreq-n-pins { + pins =3D "gpio25"; + function =3D "pcie1_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio26"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + output-low; + }; + + wake-n-pins { + pins =3D "gpio27"; + function =3D "pcie1_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; + + pcie2_default: pcie2-default-state { + clkreq-n-pins { + pins =3D "gpio28"; + function =3D "pcie2_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio29"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + output-low; + }; + + wake-n-pins { + pins =3D "gpio30"; + function =3D "pcie2_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; + + pcie3_default: pcie3-default-state { + clkreq-n-pins { + pins =3D "gpio31"; + function =3D "pcie3_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio32"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-up; + output-low; + }; + + wake-n-pins { + pins =3D "gpio33"; + function =3D "pcie3_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/= dts/qcom/ipq9574-rdp433.dts index 5a546a14998b..6794c9ac0b67 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts @@ -8,124 +8,10 @@ =20 /dts-v1/; =20 -#include #include "ipq9574-rdp-common.dtsi" +#include "ipq9574-rdp433-common.dtsi" =20 / { model =3D "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7"; compatible =3D "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574"; }; - -&pcie1_phy { - status =3D "okay"; -}; - -&pcie1 { - pinctrl-0 =3D <&pcie1_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 26 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 27 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&pcie2_phy { - status =3D "okay"; -}; - -&pcie2 { - pinctrl-0 =3D <&pcie2_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 29 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 30 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&pcie3_phy { - status =3D "okay"; -}; - -&pcie3 { - pinctrl-0 =3D <&pcie3_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 32 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 33 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&tlmm { - - pcie1_default: pcie1-default-state { - clkreq-n-pins { - pins =3D "gpio25"; - function =3D "pcie1_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio26"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-down; - output-low; - }; - - wake-n-pins { - pins =3D "gpio27"; - function =3D "pcie1_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; - - pcie2_default: pcie2-default-state { - clkreq-n-pins { - pins =3D "gpio28"; - function =3D "pcie2_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio29"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-down; - output-low; - }; - - wake-n-pins { - pins =3D "gpio30"; - function =3D "pcie2_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; - - pcie3_default: pcie3-default-state { - clkreq-n-pins { - pins =3D "gpio31"; - function =3D "pcie3_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio32"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-up; - output-low; - }; - - wake-n-pins { - pins =3D "gpio33"; - function =3D "pcie3_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; -}; --=20 2.34.1