From nobody Tue Feb 10 15:46:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E8B0359705 for ; Sat, 31 Jan 2026 17:33:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769880838; cv=none; b=bKO9Jui/iG2nsHc6VoHb6Q25wQw3HAZtYdpho8zHDxEoR5WNYHMIeFIW6qSokp+HRZp1/JrorThO8osRBx2tkIMvN+eFuMpt+bjJRoFHhaIa0uEUJwXjK+U/QGUGuA5bv5//tC/8WzYJqYL6wiN1diw6NAbjdMEOluixmuE0diY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769880838; c=relaxed/simple; bh=gxIXe2a72VsWyLP2OTPzaK3zyONPcQ3zGYwdMGiHXoU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TjJE3XOgIfYCtYvzSJbuHH2l7qaZTzYwkL4KBdkgz44ilKuayQBiBflYFR2rKR9uJiV10lbeQ+wheVgZuOa/seIkYRxl2AzcBsVF9CVb1gBhNjFjNTgyPY8RTOfTs97VOss4MRXYS6+jEG2cNzijDDw5N79khzYhhu/dVPFLbXo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=lEOcxqkF; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UFao3Zyt; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="lEOcxqkF"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UFao3Zyt" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60V4eNwe393123 for ; Sat, 31 Jan 2026 17:33:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LnkMkrPaYIJyBxXxsPgIey4l4FW1EJfwbRE7eWiesw4=; b=lEOcxqkFZ/RZCfGK 0Ge8jPYyCALiI+ejQnwxN7XLdXyxRVjurjE+5Tu4b3EcoRCaYPXMtrepL74q+Pf5 svUPnAITg9tfer24qCtjmJ/kp0s7kuPUDY0Ol/Diive1MUzVbGOi8WKUXs1wy3PS 5s9dDMsLC4x/Cl84FXoa8e0y+6Adkebg02ZlPcXQlei2HNFoWf9gVAPV9F9ix9a+ +pAKNQI3KHf9HPqi1AtBO9pHO3FxlEbnYralrf5XBsfbb6kkyzvGOWOW6/us/GCa YSVfSrP/kGOQNTKA6DOtv8b7hmA1BsLK81kAWazVl3sCudIvo612jIpligh3D1rK ud8gkw== Received: from mail-ua1-f72.google.com (mail-ua1-f72.google.com [209.85.222.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c1awns681-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 31 Jan 2026 17:33:55 +0000 (GMT) Received: by mail-ua1-f72.google.com with SMTP id a1e0cc1a2514c-9413e6717f0so4702493241.1 for ; Sat, 31 Jan 2026 09:33:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769880835; x=1770485635; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LnkMkrPaYIJyBxXxsPgIey4l4FW1EJfwbRE7eWiesw4=; b=UFao3ZytVD7Md5AXkkCLKIraYPc1CdJOXNECfUnG6GUe8daeYXsHJsi8g8+t1OlCEi zUq4H0PSv3sxQ+N3+hzm1B4uQksWV+cZlJOJBGJCk1l51dKvCy1Szs1OISResPwpO/UX xh+0u/5LMTql2wav8AIF2Ur4gHqQaNAU2ikOS4Nh93LGMP0Vz6lehY9OOyUHBQ1a4NCF WE4dYu7JN5Wfa7XrtndSIKYmgBPSHFzvk0bSSRfEvLtzhCC51+qK068VoaUwjgI0jtws lzUQX6er6WTf2sc8zvGCh/O59QN6YAAE8ZCpQct5ptJWeeIvgTWSnFxIvlOTXZajfBT9 lT1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769880835; x=1770485635; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=LnkMkrPaYIJyBxXxsPgIey4l4FW1EJfwbRE7eWiesw4=; b=pjoLhQOyGkA+juwuIC0nipL/P5EnOKgTz1wsc/prRcWSIeAY583XV2+enReWOuU9x8 90hx06gSEsTf7Qe9vpiQH0HoE4J6beOVb/2duyxEEgjzantHlDBQo78GwUNW+5IQ5b3s FCYEw0g84zb7vBdwb5ACbQudpOpQV/IqrzE9Bb5lig3rxtNLG9AcU4lFHGocAVXVh2mW 3sY3HvcBgBs+g3pwQXBgXzEmttc99unRRiOpFr080cB3+5nX43jitGyX6LblbBGWLqJ8 3e5GC5H1eMRfnoJk6f0l8UO/pJjbKUJfgJDxvs3tfIsnpj0j7ysjfqjnhYHR47ZOUJos 81sw== X-Forwarded-Encrypted: i=1; AJvYcCXt0FOqJ2pRDHS7svDP3aBYNgwzzqkY1dst//agFF94nvxNW1/zVviE3Fh8gmZ/9E+abvdTYqqa3cD+NxY=@vger.kernel.org X-Gm-Message-State: AOJu0Ywt2a3JuHzb4deWu4rxdqBqIcWaNfoAxrTHBmMwtk31xUkwX5ab O8cptBjW0bELbETA4VpxDmzZn69kNVKnkcr5rK3A8+T4NQiXWEixULEgOXL39DMOH/XSEpWGRyd Kqc17h0ibezNl5TjvD+qvtqh9MHZtYkzDdCZz/bcWkefRY6PA/MXJ7xYhDL0ERc+J7bw= X-Gm-Gg: AZuq6aK3bjSEtQnDZNB31y30ilpEQnwLh5E/A1WmfM203SlSXtHIRhHAZHUhP3mBOAx qWzYRI84z990bB9XYy+1wqfNFqQ5MHtwLGe5/pKrUwVPvHal+te3XWqHLcSJVuYvqd4ljWRb2fo adYZYmzCnV0w1HTeZNRTXO8oBDnA8dmQMxb1P6EaJt/tvVZB9zTcju60YoQU8AxaE6BTPPB/CIf GT712dtPwU8d9fHt3wcMikZW9jiQ0vmiCjMOddbNnNyoyyTCoY65zehqz203Z7mJ4rbyZe4gNXj 9AI+wWobIiwLmMTunj0pT+3651k+UzjTx4jEah27JoTvQ0/3D/8V0vAPNJkZfYc2AaJ3ZfDkLwJ zdjoEQe3XqnAQLRX5BOKWIkXpyJejZn5ZLwrhp5JvdFrxwLYSGthbmLJ8cEhGPuD+Y90Uhw69v6 cWn0rMM//2wGyKBW7WmWnqmPM= X-Received: by 2002:a05:6102:3f09:b0:5db:e909:aa0d with SMTP id ada2fe7eead31-5f8e2680347mr2120381137.37.1769880834505; Sat, 31 Jan 2026 09:33:54 -0800 (PST) X-Received: by 2002:a05:6102:3f09:b0:5db:e909:aa0d with SMTP id ada2fe7eead31-5f8e2680347mr2120358137.37.1769880834040; Sat, 31 Jan 2026 09:33:54 -0800 (PST) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-59e074886f0sm2443236e87.24.2026.01.31.09.33.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 31 Jan 2026 09:33:53 -0800 (PST) From: Dmitry Baryshkov Date: Sat, 31 Jan 2026 19:33:43 +0200 Subject: [PATCH 1/8] dt-bindings: clock: qcom,sm8250-videocc: account for the MX domain Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260131-iris-venus-fix-sm8250-v1-1-b635ee66284c@oss.qualcomm.com> References: <20260131-iris-venus-fix-sm8250-v1-0-b635ee66284c@oss.qualcomm.com> In-Reply-To: <20260131-iris-venus-fix-sm8250-v1-0-b635ee66284c@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Jonathan Marek , Ulf Hansson , "Rafael J. Wysocki" , Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Mauro Carvalho Chehab , Stanimir Varbanov , Abhinav Kumar , Hans Verkuil , Stefan Schmidt , Konrad Dybcio , Bryan O'Donoghue , Dikshita Agarwal Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-media@vger.kernel.org, Mauro Carvalho Chehab X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4456; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=gxIXe2a72VsWyLP2OTPzaK3zyONPcQ3zGYwdMGiHXoU=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpfjz+eoeVMfDYYw75vpqNs7V1E+zQjHrSxMmSv +LTxLC7m1eJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaX48/gAKCRCLPIo+Aiko 1WyDB/9U/zcHxjkGDm8rSQS9eHLureXekhc8AaFnvEnAw+TqC6ZC2I6DeWjAwmzfIKbM8OO/+mK Sho3VOV0JofuRh+M0Ctv/N8guezhTnhMQfaVAnPVPCM8QelFYPIB+CGWJwNzUGX1+nYXCjK7fd5 LDWH1NOXB7jGb1YfAeTU6tFZwf9bVGcTgo789JoUD06JDJ4FmF6euIJKG7tesH4KfMCoQ6L6He5 Y4o9Tv+xTLUuDy+aXO/Ht63YTjbtQ99LfPAif9QwPjZj8ajq5VMmb6yc7k4mlg9HnGErujSlIk0 Jb+GOcMbL+1WPG2lW9h2iQ3YWtRRwy2RhwAmH3D8KjfuLFBC X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=MNltWcZl c=1 sm=1 tr=0 ts=697e3d03 cx=c_pps a=ULNsgckmlI/WJG3HAyAuOQ==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=-c0xKrEOHdUQarD6WDgA:9 a=QEXdDO2ut3YA:10 a=1WsBpfsz9X-RYQiigVTh:22 a=sptkURWiP4Gy88Gu7hUp:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: EBeoEezwlH7OMzliPSye8PLqSmagCbDZ X-Proofpoint-ORIG-GUID: EBeoEezwlH7OMzliPSye8PLqSmagCbDZ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTMxMDE0NyBTYWx0ZWRfXwm8TnH/BG0PR CcBVnRcQoUKxlSIrNmUou6uH79pFSC6ijT2E1wNfbJ3oIwpYyF0b9jq+kHYFWfWS1Z+tiXHLswI NmsD1u+hLzNDir0YBCFQO698/ixrDaUTFZk7ROnkH80R24bMh0sjpQNDe+g5knuMJp2jQXyxIWO c8S/kL6Aa9mqMUpIztoNXpzbNnE4pK5oQWdp6grQcRx2PSVLOx0JoDhoXL9DWcdBBCJb/kZL/BI OfD/HqnOeYuPPZDZ5YlXK6+rLTUUFG4hD5Dfi24DtFM4uDHKOa+DkcxkBc1cM2V4ekANEJivy6w 56gLSo1bHCl48LQRK2a+evvLfo+LQkypGgMFEdOOox88RMGHx+zw7Ps4VVUL+6SFv6oB1IfOP7v 7i2xWHiZWeoptcXpZ3UP7IZ8GYdMSQ65K2FxiMocuVeKMSG4Yxb6PX/g/sM4gpeMrrBOEzZRmTj 6pmudQDY6rcaiyrYKPg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-01-31_03,2026-01-30_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 adultscore=0 impostorscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601310147 To configure the video PLLs and enable the video GDSCs on SM8250, platform, the MX rail must be ON along with MMCX. Split the bindings file in order to provide separate file utilizing MMCX and MX power domains. Fixes: dafb992a95e1 ("dt-bindings: clock: add SM8250 QCOM video clock bindi= ngs") Signed-off-by: Dmitry Baryshkov --- .../bindings/clock/qcom,sm8250-videocc.yaml | 80 ++++++++++++++++++= ++++ .../devicetree/bindings/clock/qcom,videocc.yaml | 20 ------ 2 files changed, 80 insertions(+), 20 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8250-videocc.ya= ml b/Documentation/devicetree/bindings/clock/qcom,sm8250-videocc.yaml new file mode 100644 index 000000000000..94264c309c65 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,sm8250-videocc.yaml @@ -0,0 +1,80 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,sm8250-videocc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Video Clock & Reset Controller + +maintainers: + - Taniya Das + +description: | + Qualcomm video clock control module provides the clocks, resets and power + domains on Qualcomm SoCs. + + See also:: + include/dt-bindings/clock/qcom,videocc-sm8250.h + +properties: + compatible: + oneOf: + - enum: + - qcom,sm8250-videocc + + clocks: + items: + - description: AHB + - description: Board XO source + - description: Board active XO source + clock-names: + items: + - const: iface + - const: bi_tcxo + - const: bi_tcxo_ao + + power-domains: + items: + - description: + A phandle and PM domain specifier for the MMCX power domain. + - description: + A phandle and PM domain specifier for the MX power domain. + + required-opps: + items: + - description: + A phandle to an OPP node describing required MMCX performance po= int. + - description: + A phandle to an OPP node describing required MX performance poin= t. + +required: + - compatible + - clocks + - clock-names + - '#power-domain-cells' + - power-domains + - required-opps + +allOf: + - $ref: qcom,gcc.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + clock-controller@ab00000 { + compatible =3D "qcom,sm8250-videocc"; + reg =3D <0x0ab00000 0x10000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "bi_tcxo"; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + }; +... diff --git a/Documentation/devicetree/bindings/clock/qcom,videocc.yaml b/Do= cumentation/devicetree/bindings/clock/qcom,videocc.yaml index f4ff9acef9d5..8676c7e22b4c 100644 --- a/Documentation/devicetree/bindings/clock/qcom,videocc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,videocc.yaml @@ -19,7 +19,6 @@ description: | include/dt-bindings/clock/qcom,videocc-sc7280.h include/dt-bindings/clock/qcom,videocc-sdm845.h include/dt-bindings/clock/qcom,videocc-sm8150.h - include/dt-bindings/clock/qcom,videocc-sm8250.h =20 properties: compatible: @@ -30,7 +29,6 @@ properties: - qcom,sdm845-videocc - qcom,sm6350-videocc - qcom,sm8150-videocc - - qcom,sm8250-videocc - items: - const: qcom,sc8180x-videocc - const: qcom,sm8150-videocc @@ -128,24 +126,6 @@ allOf: - const: iface - const: bi_tcxo =20 - - if: - properties: - compatible: - enum: - - qcom,sm8250-videocc - then: - properties: - clocks: - items: - - description: AHB - - description: Board XO source - - description: Board active XO source - clock-names: - items: - - const: iface - - const: bi_tcxo - - const: bi_tcxo_ao - unevaluatedProperties: false =20 examples: --=20 2.47.3