From nobody Sat Feb 7 09:46:30 2026 Received: from mail-pj1-f41.google.com (mail-pj1-f41.google.com [209.85.216.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F1F692BD597 for ; Fri, 30 Jan 2026 09:25:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769765140; cv=none; b=N+3sht2BHj0sjzXEZu/iTmqArRgckxD9KBjvUFpK6dwNJEZyUrofY21ttnDK3qBuObLKxnmEkrmkGLp711k0MiXxwu1vSgK6NPtfTKyDgBv8q/uU1X1DoPCujDtI7UAVE3jkq8DbexjvomTEIJdDAymHgaFx4Mf61TUXZ15Dl+o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769765140; c=relaxed/simple; bh=7f620Q+NHVypE0C4PkboRWanEGkowOnYs85p4FQRP3U=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=rCvMHfpT51PjesbakZ+OclwOHTsFkssTZ53Adc1m6V9iRe75rCa16m2QtEn3IMrsqGckM8/HPI0kvgsxlaZLcABjHlbOcIJW9RQMfQTlWQQRvNydAFdTNWj47Th1K0nD4vJz2SZGPGwvRwz3WFIRXItLPDh+6ruJJhHY+E5qDDA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SC1qSiAY; arc=none smtp.client-ip=209.85.216.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SC1qSiAY" Received: by mail-pj1-f41.google.com with SMTP id 98e67ed59e1d1-34ab8e0df53so1593429a91.3 for ; Fri, 30 Jan 2026 01:25:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769765138; x=1770369938; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A6GlYVoagWgHxL70iH3i0+bpomJ0J/vOUXSulmlnz4o=; b=SC1qSiAYYOM8JJzCsuvjxT2wDZXPYo9HXMX8P69fxmKEhPUdXuXTuN7xbJp9BUrc+D j8UpT+imcrc8wGDQeaKW9OxyDuhZJP8qjTc7+uO0Mo18ZFQbQYg5/stpTw7dowWWOP+E 4aPVldR99MqwtkDduV/lYs/HpHxO9VHzBnx3ICoJq5FsVmguaOm24ncxccegwPW26obM ibODSW6pqtwgEthAnDOkLc3zAO28D7VcjmBQdoAPrncbdd+J/xHKs5eitqo2T0AEdfAG YsLTTJRUfI+v3sfqVNutNp6nROYCRtvT8IYjRQP13tvOgPwrtyjF/2uxXkaJFUQNRpO4 dYwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769765138; x=1770369938; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=A6GlYVoagWgHxL70iH3i0+bpomJ0J/vOUXSulmlnz4o=; b=i6tnaA39X/ITBHfo6w7IizvLg5s02YOVVl2LmC7dzBNubbCUUcv7Ay8HTTyvwXicKV NXwx1CcndzCicP0NNSBo0Ciah5lR+4pgfOu73yI3sQPSXDfmSd7x/ofWldwFHTg1gH2D 3UnYw+Plm5MDPkrWcUFUd0eQ+0+UMslmtCBvwOraE/uCvoKppkVW4vNgHXJCqMtauUbG wxRrdc1P3J5CyEstBDEV4IzBP6wRsqke2K9AlQCzskSTE8QW0jpo6mE7MpLELUrX9eJQ 7v10DlxHz3X0GgIf49DOgg/okPVpjheGEx27020oQYvat99CkAp9UMi4dBszK2DkVNuC VVBg== X-Forwarded-Encrypted: i=1; AJvYcCUeileCg0KsPPdu4BISmV2n+CFQaGxg2NPeOrUpBaTOb80Ku3Ch2O8un0icdJeN+rEsX07XEiO568rF88o=@vger.kernel.org X-Gm-Message-State: AOJu0YxIC0zFFldQi2C451sZX8myusXldfm044ltjyqxMvyIytKsO3tn Z727YRZ31hO8moaUvL72UST0OtgFEjFELZqyJckCwW1XJMhQ7D/571S6 X-Gm-Gg: AZuq6aLex4p8reen6Lo2drxvoAHF9AciK1Miqt7EZSr8t7hCqoV3g6yujLW+kIZ2fyR /2fw9jCu+Lbtx5EFlYtdF2yATtYHcijK76VjxIM8/xuloiT82IbCNa4erZK/SNQKmdkY3kCp24I /DLepGnJgHRTqzicMSrB6472v4y+a8UjpYqWw4BIqUVKGF/ndTUe6/FGhDZ7xampkb/eFWz/hFO WHP6qP3j2itqtV9O6Le9XQFmOKsl6glRdzJJt28ivNg4vLQ5rLXRk5t6lSu5Q80r59Z0Ci89W08 wke6vi7VZ6ibpjJNhdSB3PqrlnEa2tDZqqAPkMKXDt9X6erbYvT+hpirugrV62SZVkPCCWpvPGD zEas+xVO1Qr/DI9k076mMamTSP2MmuPww0ZRdeatwf87LM+M7GXrZaQEj1ZNpJPyo2gk7mM/8OS IGGS/PE2JHcurYLtGOAPJz1qFPscXm05jU52faItud9hCz X-Received: by 2002:a17:90b:5101:b0:340:ff7d:c26 with SMTP id 98e67ed59e1d1-3543b313a60mr2954738a91.16.1769765138282; Fri, 30 Jan 2026 01:25:38 -0800 (PST) Received: from twhmp6px (mxsmtp211.mxic.com.tw. [211.75.127.162]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3540f3f0872sm7433405a91.16.2026.01.30.01.25.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Jan 2026 01:25:37 -0800 (PST) Received: from hqs-appsw-a2o.mp600.macronix.com (unknown [172.17.236.67]) by twhmp6px (Postfix) with ESMTPS id 1D0944136074; Fri, 30 Jan 2026 17:25:36 +0800 (CST) From: Cheng Ming Lin To: Miquel Raynal , Vignesh Raghavendra Cc: Richard Weinberger , Tudor Ambarus , Martin Kurbanov , Mikhail Kshevetskiy , Pratyush Yadav , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, Cheng Ming Lin Subject: [PATCH v3 1/2] mtd: spi-nand: Add support for randomizer Date: Fri, 30 Jan 2026 17:23:48 +0800 Message-Id: <20260130092349.621034-2-linchengming884@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260130092349.621034-1-linchengming884@gmail.com> References: <20260130092349.621034-1-linchengming884@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Cheng Ming Lin This patch adds support for the randomizer feature. It introduces a 'set_randomizer' callback in 'struct spinand_info' and 'struct spinand_device'. If a driver implements this callback, the core will call it during device initialization (spinand_init) to enable the randomizer. Signed-off-by: Cheng Ming Lin --- drivers/mtd/nand/spi/core.c | 21 +++++++++++++++++++++ include/linux/mtd/spinand.h | 9 +++++++++ 2 files changed, 30 insertions(+) diff --git a/drivers/mtd/nand/spi/core.c b/drivers/mtd/nand/spi/core.c index d207286572d8..3bf99776cbf5 100644 --- a/drivers/mtd/nand/spi/core.c +++ b/drivers/mtd/nand/spi/core.c @@ -206,6 +206,12 @@ static int spinand_cont_read_enable(struct spinand_dev= ice *spinand, return spinand->set_cont_read(spinand, enable); } =20 +static int spinand_randomizer_enable(struct spinand_device *spinand, + bool enable) +{ + return spinand->set_randomizer(spinand, enable); +} + static int spinand_check_ecc_status(struct spinand_device *spinand, u8 sta= tus) { struct nand_device *nand =3D spinand_to_nand(spinand); @@ -1218,6 +1224,19 @@ static int spinand_create_dirmaps(struct spinand_dev= ice *spinand) return 0; } =20 +static void spinand_randomizer_init(struct spinand_device *spinand) +{ + int ret; + + if (spinand->set_randomizer) { + ret =3D spinand_randomizer_enable(spinand, true); + if (ret) + return ret; + } + + return 0; +} + static const struct nand_ops spinand_ops =3D { .erase =3D spinand_erase, .markbad =3D spinand_markbad, @@ -1412,6 +1431,7 @@ int spinand_match_and_init(struct spinand_device *spi= nand, spinand->user_otp =3D &table[i].user_otp; spinand->read_retries =3D table[i].read_retries; spinand->set_read_retry =3D table[i].set_read_retry; + spinand->set_randomizer =3D table[i].set_randomizer; =20 op =3D spinand_select_op_variant(spinand, info->op_variants.read_cache); @@ -1588,6 +1608,7 @@ static int spinand_init(struct spinand_device *spinan= d) * ECC initialization must have happened previously. */ spinand_cont_read_init(spinand); + spinand_randomizer_init(spinand); =20 mtd->_read_oob =3D spinand_mtd_read; mtd->_write_oob =3D spinand_mtd_write; diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h index ce76f5c632e1..e01315a71222 100644 --- a/include/linux/mtd/spinand.h +++ b/include/linux/mtd/spinand.h @@ -501,6 +501,7 @@ struct spinand_user_otp { * @user_otp: SPI NAND user OTP info. * @read_retries: the number of read retry modes supported * @set_read_retry: enable/disable read retry for data recovery + * @set_randomizer: enable/disable randomizer support * * Each SPI NAND manufacturer driver should have a spinand_info table * describing all the chips supported by the driver. @@ -527,6 +528,8 @@ struct spinand_info { unsigned int read_retries; int (*set_read_retry)(struct spinand_device *spinand, unsigned int read_retry); + int (*set_randomizer)(struct spinand_device *spinand, + bool enable); }; =20 #define SPINAND_ID(__method, ...) \ @@ -580,6 +583,9 @@ struct spinand_info { .read_retries =3D __read_retries, \ .set_read_retry =3D __set_read_retry =20 +#define SPINAND_RANDOMIZER(__set_randomizer) \ + .set_randomizer =3D __set_randomizer + #define SPINAND_INFO(__model, __id, __memorg, __eccreq, __op_variants, \ __flags, ...) \ { \ @@ -635,6 +641,7 @@ struct spinand_dirmap { * @user_otp: SPI NAND user OTP info. * @read_retries: the number of read retry modes supported * @set_read_retry: Enable/disable the read retry feature + * @set_randomizer: Enable/disable the randomizer feature */ struct spinand_device { struct nand_device base; @@ -668,6 +675,8 @@ struct spinand_device { bool cont_read_possible; int (*set_cont_read)(struct spinand_device *spinand, bool enable); + int (*set_randomizer)(struct spinand_device *spinand, + bool enable); =20 const struct spinand_fact_otp *fact_otp; const struct spinand_user_otp *user_otp; --=20 2.25.1 From nobody Sat Feb 7 09:46:30 2026 Received: from mail-pg1-f181.google.com (mail-pg1-f181.google.com [209.85.215.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 734B72D3ECF for ; Fri, 30 Jan 2026 09:25:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769765140; cv=none; b=F0Bh1miq76QcR5Dot9kYNOXUBccxRc0iZxHA3lgG1jVWlh19qPgxWVISDKumr/I4Q4gufXaDwEYOYCPlquj01pzQMbSskkYBptKLF7Issa3C03oqFrWtkVaFLkWLFMMRcjfJ5droYRiU/h0t8y1v1mIr16FWEWnGrOG6KP+hngI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769765140; c=relaxed/simple; bh=v4uvtN3kEtHaSGwIA/Ac6etILfAKnwUA6PVgLjXtGSE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=lNcyj1/t2oxvdQjr0WLUSOnNJyMqsCqyaPdmrpveeI6rxymzz0VCyoONJvrukZaVTrBeLse8yXXILMPmCJeM5ZEl2PEzg+e0YGik7ZzGvCrNBRi/oJLP+0mR/Sd0LVjbJJPUpSLX/WA9NC5xkuw8lXYB/zrB9vRWR5YGwCiqVmU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XStNiv5a; arc=none smtp.client-ip=209.85.215.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XStNiv5a" Received: by mail-pg1-f181.google.com with SMTP id 41be03b00d2f7-c636487ccaeso757186a12.1 for ; Fri, 30 Jan 2026 01:25:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769765139; x=1770369939; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KvpJFnejTXh/YO8agJdfgwPv43+krClG8TqDCYLuRPA=; b=XStNiv5aHpqO3MJUhz6J9/A8EKxmXD+VUkWzUuibB4+k885zcyQXF3yRctAMKm4lfe cLT7HeKY2OAQR3WQ6josoiYJKuFFItBSTuml4Zxcqb6GO9lvcpjvitUFykNnqGeANZnS 3V3++8+mrKoB2cwAxLoiSxjbSooDXPRGMz28AN+44HY5Jl+dtZlO7l7FT3J4R1kfns2Z Yhd1s53yBbT5Qbv9VcOC5D5q0oXuFZRR8pUDowI+vw3tXnkeCzX6CsIrZUj9UeDMatx+ AVVZXOhMP0YM1yfpeYimH1/n6ZHS4Iri3hiirPFIiFW+oS/DeLGRcFzV20wOSDccxisy yiVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769765139; x=1770369939; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=KvpJFnejTXh/YO8agJdfgwPv43+krClG8TqDCYLuRPA=; b=HYEoMPvGMpX+KT6mOxxCGP/psEyPD8zmkPLo0M4+vfQcLZ5b9q7ER54BJkZzzSNQB9 EnIp46BMPHXtQIScjTwtrSufWK/6LJK3VOpWu9yDdOLrvNAbw1k0+EsHNQOZxRF8fxNB uwAv+FMVykjoZCTZrEYuTZl/9zKoslcgel/CGYIA5Ts1+wfvn1UlkIRovJ3eEd+nx/kJ PHNG+QHf0fuWZc5pJQVBGBjGUcbIQ86nwB5hV1dhR2cFaPBoRNvrdTncoV9fOJlaNj2j zMGIl0Q+wi3UbifPdF5R5bUMNGyPhe9h4zqR2dbOvhiI/iHd8WrY9NNwTrktcu9cAfPM 48Xg== X-Forwarded-Encrypted: i=1; AJvYcCVhXoxzm0rrrHowBjGYgXKGMIpIycpmRgwIpY7H335546BmqryYdCTu6he4hoUM93YEeVGsqbI1xMs/gFs=@vger.kernel.org X-Gm-Message-State: AOJu0Yy8jxqj+o6t3z7CVZXT3/1X1L4CsClinc25TCW2M0PN8BpM9oCl miY5obOXA6olvgVP+OADpWPuUiPQG1wSP1IEtgWrMskGvV91XVLAD6/wY+DIeQ== X-Gm-Gg: AZuq6aLvC8A5gjYYHwEN5h3ETFa3hB1BEVqE0dFizAuv44QvvAS8lT4Y47pW8cbEO9f GMvqVOi8UQ1mNrHX59hg/z6KFo92Sb3aiRaPhekEovIn8NxkCZUAT6mMvwsltVwwbIOPxm+tUsw LIcKlf+DWO8/27qDxq21fbOFVpV6QQZx9Xujr+LxJ9GaZvVfww/Ba8K55h1YJzuhz+SYqQwpt2n 84bzcduolWZ48IrYahBb3cS5Z9AISUjARGG3Dv8nDd+aJOKWK8yixrF1ymYHVGjKZdPVGa8TJg+ ajtQ7K3yPFJTYCiYsM8Qt2fbht6zUJ1OZLBjAFcO1Qc3YV94/F1W/twItBXUeMlR/ockYRdEEKk wPaNSJPkJdizm1Ya0okQJXHXtTiVX38B4PF/IJsjUDhh3fwbBJrnwh9zWCeKRDTOUmE/e7i5HP7 Pg1T8X3rOLcUwR5H+iHrt/MnZBm7f53QdF0w== X-Received: by 2002:a05:6a20:4327:b0:38d:f62a:a9e8 with SMTP id adf61e73a8af0-392e00007d9mr1937087637.7.1769765138815; Fri, 30 Jan 2026 01:25:38 -0800 (PST) Received: from twhmp6px (mxsmtp211.mxic.com.tw. [211.75.127.162]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c64284689fasm6771372a12.15.2026.01.30.01.25.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Jan 2026 01:25:38 -0800 (PST) Received: from hqs-appsw-a2o.mp600.macronix.com (unknown [172.17.236.67]) by twhmp6px (Postfix) with ESMTPS id 1F46A4136075; Fri, 30 Jan 2026 17:25:36 +0800 (CST) From: Cheng Ming Lin To: Miquel Raynal , Vignesh Raghavendra Cc: Richard Weinberger , Tudor Ambarus , Martin Kurbanov , Mikhail Kshevetskiy , Pratyush Yadav , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, Cheng Ming Lin Subject: [PATCH v3 2/2] mtd: spi-nand: macronix: Enable randomizer support Date: Fri, 30 Jan 2026 17:23:49 +0800 Message-Id: <20260130092349.621034-3-linchengming884@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260130092349.621034-1-linchengming884@gmail.com> References: <20260130092349.621034-1-linchengming884@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Cheng Ming Lin Implement the 'set_randomizer' callback for Macronix SPI NAND chips. This feature is controlled via the "mxic,randomizer-enable" device tree property. The randomizer is enabled by setting bit 1 of the Configuration Register (address 0x10). This patch adds support for the following chips: - MX35LFxG24AD series - MX35UFxG24AD series When the randomizer is enabled, data is scrambled internally during program operations and automatically descrambled during read operations. This helps reduce bit errors caused by program disturbance. Signed-off-by: Cheng Ming Lin --- drivers/mtd/nand/spi/macronix.c | 47 ++++++++++++++++++++++++++------- 1 file changed, 37 insertions(+), 10 deletions(-) diff --git a/drivers/mtd/nand/spi/macronix.c b/drivers/mtd/nand/spi/macroni= x.c index edf63b9996cf..0212d44b1a3f 100644 --- a/drivers/mtd/nand/spi/macronix.c +++ b/drivers/mtd/nand/spi/macronix.c @@ -14,6 +14,8 @@ #define MACRONIX_ECCSR_BF_LAST_PAGE(eccsr) FIELD_GET(GENMASK(3, 0), eccsr) #define MACRONIX_ECCSR_BF_ACCUMULATED_PAGES(eccsr) FIELD_GET(GENMASK(7, 4)= , eccsr) #define MACRONIX_CFG_CONT_READ BIT(2) +#define MACRONIX_CFG_RANDOMIZER_EN BIT(1) +#define MACRONIX_FEATURE_ADDR_RANDOMIZER 0x10 #define MACRONIX_FEATURE_ADDR_READ_RETRY 0x70 #define MACRONIX_NUM_READ_RETRY_MODES 5 =20 @@ -155,6 +157,21 @@ static int macronix_set_read_retry(struct spinand_devi= ce *spinand, return spi_mem_exec_op(spinand->spimem, &op); } =20 +static int macronix_set_randomizer(struct spinand_device *spinand, bool en= able) +{ + struct device_node *np =3D spinand->spimem->spi->dev.of_node; + int ret; + + if (of_property_read_bool(np, "mxic,randomizer-enable")) { + ret =3D spinand_write_reg_op(spinand, MACRONIX_FEATURE_ADDR_RANDOMIZER, + enable ? MACRONIX_CFG_RANDOMIZER_EN : 0); + if (ret) + return ret; + } + + return 0; +} + static const struct spinand_info macronix_spinand_table[] =3D { SPINAND_INFO("MX35LF1GE4AB", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x12), @@ -213,7 +230,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_HAS_QE_BIT, SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, NULL), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35LF2G24AD", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x24, 0x03), NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 2, 1, 1), @@ -225,7 +243,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_HAS_PROG_PLANE_SELECT_BIT, SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, NULL), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35LF2G24AD-Z4I8", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x64, 0x03), NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1), @@ -236,7 +255,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_HAS_QE_BIT, SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, NULL), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35LF4G24AD", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x35, 0x03), NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 2, 1, 1), @@ -248,7 +268,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_HAS_PROG_PLANE_SELECT_BIT, SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, NULL), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35LF4G24AD-Z4I8", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x75, 0x03), NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1), @@ -259,7 +280,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_HAS_QE_BIT, SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, NULL), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX31LF1GE4BC", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x1e), NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1), @@ -305,7 +327,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, macronix_ecc_get_status), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35UF4G24AD-Z4I8", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xf5, 0x03), NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1), @@ -317,7 +340,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, macronix_ecc_get_status), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35UF4GE4AD", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xb7, 0x03), NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1), @@ -355,7 +379,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, macronix_ecc_get_status), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35UF2G24AD-Z4I8", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xe4, 0x03), NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1), @@ -367,7 +392,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, macronix_ecc_get_status), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35UF2GE4AD", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xa6, 0x03), NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1), @@ -413,7 +439,8 @@ static const struct spinand_info macronix_spinand_table= [] =3D { SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, macronix_ecc_get_status), SPINAND_READ_RETRY(MACRONIX_NUM_READ_RETRY_MODES, - macronix_set_read_retry)), + macronix_set_read_retry), + SPINAND_RANDOMIZER(macronix_set_randomizer)), SPINAND_INFO("MX35UF1GE4AD", SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x96, 0x03), NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1), --=20 2.25.1