From nobody Mon Feb 9 09:00:33 2026 Received: from mail-yw1-f177.google.com (mail-yw1-f177.google.com [209.85.128.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82A5D3612DD for ; Fri, 30 Jan 2026 17:50:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769795437; cv=none; b=QCZHXV+fJFHeRkXGGcvTxxbV9nCjW+0cwet4+6QdmvWmOk+fh1vFY28JSYK8UVYcjj6SVl8TNAoURaTKWozOfqpbmv30Wz1XfOiD16CUeRCOeaLKFG8cTRlmPF6gAskn2BM24AmpbgiLal+Y6j6uRJ4AiEqljBLfv+5LhLL9s+8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769795437; c=relaxed/simple; bh=FGehyJw18qDag3fzZG9IK0qXlJ2se8uH9rOacFNYvCY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MjKFBjnEfgvtNCfl8s4xHnjhNzXTRFXT4kvB7iLMK54Dk6qxjk04OTXkyHN14F48PwmqkY/AAiXry524kbSLiICmoForGIbmxjyqLv2ttkO8Lc2frw24OaMtjeURRJGd4RiqUK9DbIErI9RLLat3t7ktzkifToiF5y9iRHfEPE0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=GtBUIZg0; arc=none smtp.client-ip=209.85.128.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="GtBUIZg0" Received: by mail-yw1-f177.google.com with SMTP id 00721157ae682-78f89501423so34657817b3.1 for ; Fri, 30 Jan 2026 09:50:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1769795434; x=1770400234; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6HRScxpZBIdFwHbDU0nWkn3kbt9KpCxuv2w1T+YYeTI=; b=GtBUIZg0Ztc4U6Oyd2RBkxCSaKTn1JrslNzJ43WmO7L1jtSs7Rr4IUkR12aDVZS8k2 ny4H2jGqqPel9o8tFtRhzaMR8WcHwgKI1Hr3iYcoHX6ZHaePG51cUM7QdW2xrrBVGXUS AaKLFhHJTXuNSqkxOumSI10d815vJvcNjXWcaKiM/dHuKZ2RuJ7+h+4p4nMh5ONA06sv N5iw+8QB0vo5cNV1UpanJ/R2J/612lSQJglEiuEFLeoVicgsTHg7Ne8+tMdRQ6Ol48Vu MPa/J65o1LcancqmOWbwJBrKmsubnGh6e42yLwV24N/T/0l0XKx2zabpxqAI7X0vs/0R sVEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769795434; x=1770400234; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=6HRScxpZBIdFwHbDU0nWkn3kbt9KpCxuv2w1T+YYeTI=; b=S51yG7wvcsKQotaRZXp35w8XfdM1327erGsDxHE4AHgxdlXlJks640SQRoEjrKlbIK rsBJCXIcnfmHRzhD4aMxztexBj9aqSlSCLfLq47XWtvqsEq/daqYCnq2Vm1HCD+7IGIX gpB06rk5dVEtU0yY5WULXEJ3cHTx/3mgJJYYNpDia1uamFsVLPuIXji1N5+7d+Fl0WUe lXfutlDWNTwT9NG+BsvbO0GEQ9Yzn2BlSsGkzuw6lzGb288KDjmnqAdbdp6W8DPrj9HO YNhIP3NcUTGiDDT+VtMj7txDXOB2fdndXG61DlJzUNPxy+HnmYB3Ug3hZYAkohG+Bacs 9Vqg== X-Forwarded-Encrypted: i=1; AJvYcCU4FNxwKXfJEp1j4d1Uud6eFe2ixtbXca92JbHHRiUbnq59mP8/ocC+lNsxiX/51e1fHfbjLCoz5X3YVGo=@vger.kernel.org X-Gm-Message-State: AOJu0YxMg8LFUnVulq/1XGKc5lR///GZEaxNHytoVPQ9By3bNAweby22 BTn7K7m8bWu3+poSO9yM1eqJyt6hzv8oeWSOl8CdvoYeWki5qKtnVx27lwOL/jxYfdY= X-Gm-Gg: AZuq6aLNu3m4yitRkDcuDvmJXo1bgjDG70Y5ENjXQT5zWvYhjx60IkiRKlbm50c8wwG OxwnkrmKQSudZPTJ6Vqxi1eGGGD8XKOR/XFHgvaTKAwsQSEpKDFZ+xoxF9P/C5ffm/HFIb0GkPJ xeqS/VTfD+qwHn7iiXhUHjG3FN+ccV112OfUpTjjpyye9QMpqxhHru/x/bEU92kG4DsONlxBYf+ GUo9Kqaa/sqIyFwB2vBir1PXXMn2b9zvn6jRnrbEXuwBSCKolbTmLqovkt9+qFM5e//IeSxWsJR FTZ6Aj4i3/1HJrg5Cv6Nk7+LIWvi78NeoFv2FzZkGiXi6TD2LgDunhrCDEPcqWYYVLH6+NjLrcI wxcC2ICzw9juSXHXrALoc4XwC/GdCHEIa+PsyXL9RkuZZ37cFZtMuu6IkRgk43WwNdCq02jbXWr c3K4hl3bz6z997PRdWKuPU4DGeW43kmpPMPeCzhJ/tf2sssTeAf/0dcv4Ar+uByvZRx9tjgECr9 2dyfeSWunfqiO4= X-Received: by 2002:a05:690e:1917:b0:649:51d8:6f78 with SMTP id 956f58d0204a3-6499f0b76e1mr5795430d50.24.1769795432893; Fri, 30 Jan 2026 09:50:32 -0800 (PST) Received: from [192.168.5.15] ([68.95.197.245]) by smtp.gmail.com with ESMTPSA id 956f58d0204a3-649960e0965sm3939108d50.13.2026.01.30.09.50.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Jan 2026 09:50:32 -0800 (PST) From: Anirudh Srinivasan Date: Fri, 30 Jan 2026 11:50:21 -0600 Subject: [PATCH v4 1/3] dt-bindings: clk: tenstorrent: Add tenstorrent,atlantis-prcm Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260130-atlantis-clocks-v4-1-46de52d52924@oss.tenstorrent.com> References: <20260130-atlantis-clocks-v4-0-46de52d52924@oss.tenstorrent.com> In-Reply-To: <20260130-atlantis-clocks-v4-0-46de52d52924@oss.tenstorrent.com> To: Drew Fustini , Joel Stanley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Anirudh Srinivasan , Philipp Zabel Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, joel@jms.id.au, fustini@kernel.org, mpe@kernel.org, mpe@oss.tenstorrent.com, npiggin@oss.tenstorrent.com, agross@kernel.org, agross@oss.tenstorrent.com, bmasney@redhat.com X-Mailer: b4 0.14.3 Document bindings for Tenstorrent Atlantis PRCM that manages clocks and resets. This block is instantiated multiple times in the SoC. This commit documents the clocks from the RCPU PRCM block. Signed-off-by: Anirudh Srinivasan --- .../bindings/clock/tenstorrent,atlantis-prcm.yaml | 54 +++++++++++ MAINTAINERS | 2 + .../dt-bindings/clock/tenstorrent,atlantis-prcm.h | 103 +++++++++++++++++= ++++ 3 files changed, 159 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/tenstorrent,atlantis-p= rcm.yaml b/Documentation/devicetree/bindings/clock/tenstorrent,atlantis-prc= m.yaml new file mode 100644 index 000000000000..0f3e18f5ea1a --- /dev/null +++ b/Documentation/devicetree/bindings/clock/tenstorrent,atlantis-prcm.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/tenstorrent,atlantis-prcm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Tenstorrent Atlantis PRCM (Power, Reset, Clock Management) Module + +maintainers: + - Anirudh Srinivasan + +description: + Multifunctional register block found in Tenstorrent Atlantis SoC whose m= ain + function is to control clocks and resets. This block is instantiated mul= tiple + times in the SoC, each block controls clock and resets for a different + subsystem. RCPU prcm serves low speed IO interfaces. + +properties: + compatible: + enum: + - tenstorrent,atlantis-prcm-rcpu + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#clock-cells": + const: 1 + description: + See for valid indice= s. + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - "#clock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + clock-controller@a8000000 { + compatible =3D "tenstorrent,atlantis-prcm-rcpu"; + reg =3D <0xa8000000 0x10000>; + clocks =3D <&osc_24m>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index dc731d37c8fe..0fc7bc6d0458 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -22534,8 +22534,10 @@ M: Joel Stanley L: linux-riscv@lists.infradead.org S: Maintained T: git https://github.com/tenstorrent/linux.git +F: Documentation/devicetree/bindings/clock/tenstorrent,atlantis-prcm.yaml F: Documentation/devicetree/bindings/riscv/tenstorrent.yaml F: arch/riscv/boot/dts/tenstorrent/ +F: include/dt-bindings/clock/tenstorrent,atlantis-prcm.h =20 RISC-V THEAD SoC SUPPORT M: Drew Fustini diff --git a/include/dt-bindings/clock/tenstorrent,atlantis-prcm.h b/includ= e/dt-bindings/clock/tenstorrent,atlantis-prcm.h new file mode 100644 index 000000000000..3820781127c3 --- /dev/null +++ b/include/dt-bindings/clock/tenstorrent,atlantis-prcm.h @@ -0,0 +1,103 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Tenstorrent Atlantis PRCM Clock and Reset Indices + * + * Copyright (c) 2026 Tenstorrent + */ + +#ifndef _DT_BINDINGS_ATLANTIS_PRCM_H +#define _DT_BINDINGS_ATLANTIS_PRCM_H + +/* + * RCPU Domain Clock IDs + */ +#define CLK_RCPU_PLL 0 +#define CLK_RCPU_ROOT 1 +#define CLK_RCPU_DIV2 2 +#define CLK_RCPU_DIV4 3 +#define CLK_RCPU_RTC 4 +#define CLK_SMNDMA0_ACLK 5 +#define CLK_SMNDMA1_ACLK 6 +#define CLK_WDT0_PCLK 7 +#define CLK_WDT1_PCLK 8 +#define CLK_TIMER_PCLK 9 +#define CLK_PVTC_PCLK 10 +#define CLK_PMU_PCLK 11 +#define CLK_MAILBOX_HCLK 12 +#define CLK_SEC_SPACC_HCLK 13 +#define CLK_SEC_OTP_HCLK 14 +#define CLK_TRNG_PCLK 15 +#define CLK_SEC_CRC_HCLK 16 +#define CLK_SMN_HCLK 17 +#define CLK_AHB0_HCLK 18 +#define CLK_SMN_PCLK 19 +#define CLK_SMN_CLK 20 +#define CLK_SCRATCHPAD_CLK 21 +#define CLK_RCPU_CORE_CLK 22 +#define CLK_RCPU_ROM_CLK 23 +#define CLK_OTP_LOAD_CLK 24 +#define CLK_NOC_PLL 25 +#define CLK_NOCC_CLK 26 +#define CLK_NOCC_DIV2 27 +#define CLK_NOCC_DIV4 28 +#define CLK_NOCC_RTC 29 +#define CLK_NOCC_CAN 30 +#define CLK_QSPI_SCLK 31 +#define CLK_QSPI_HCLK 32 +#define CLK_I2C0_PCLK 33 +#define CLK_I2C1_PCLK 34 +#define CLK_I2C2_PCLK 35 +#define CLK_I2C3_PCLK 36 +#define CLK_I2C4_PCLK 37 +#define CLK_UART0_PCLK 38 +#define CLK_UART1_PCLK 39 +#define CLK_UART2_PCLK 40 +#define CLK_UART3_PCLK 41 +#define CLK_UART4_PCLK 42 +#define CLK_SPI0_PCLK 43 +#define CLK_SPI1_PCLK 44 +#define CLK_SPI2_PCLK 45 +#define CLK_SPI3_PCLK 46 +#define CLK_GPIO_PCLK 47 +#define CLK_CAN0_HCLK 48 +#define CLK_CAN0_CLK 49 +#define CLK_CAN1_HCLK 50 +#define CLK_CAN1_CLK 51 +#define CLK_CAN0_TIMER_CLK 52 +#define CLK_CAN1_TIMER_CLK 53 + +/* RCPU domain reset */ +#define RST_SMNDMA0 0 +#define RST_SMNDMA1 1 +#define RST_WDT0 2 +#define RST_WDT1 3 +#define RST_TMR 4 +#define RST_PVTC 5 +#define RST_PMU 6 +#define RST_MAILBOX 7 +#define RST_SPACC 8 +#define RST_OTP 9 +#define RST_TRNG 10 +#define RST_CRC 11 +#define RST_QSPI 12 +#define RST_I2C0 13 +#define RST_I2C1 14 +#define RST_I2C2 15 +#define RST_I2C3 16 +#define RST_I2C4 17 +#define RST_UART0 18 +#define RST_UART1 19 +#define RST_UART2 20 +#define RST_UART3 21 +#define RST_UART4 22 +#define RST_SPI0 23 +#define RST_SPI1 24 +#define RST_SPI2 25 +#define RST_SPI3 26 +#define RST_GPIO 27 +#define RST_CAN0 28 +#define RST_CAN1 29 +#define RST_I2S0 30 +#define RST_I2S1 31 + +#endif /* _DT_BINDINGS_ATLANTIS_PRCM_H */ --=20 2.43.0 From nobody Mon Feb 9 09:00:33 2026 Received: from mail-yx1-f51.google.com (mail-yx1-f51.google.com [74.125.224.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 071F934C808 for ; Fri, 30 Jan 2026 17:50:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.224.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769795437; cv=none; b=Qq1bHS353Rp4OXoYJ6t3xENyfVbw9j/vMdT35SMSD/cRmgMnLAHIuz1lw8ulQE+num4DmUto/hU4cDJvJNqTbv6IKuOzD/AvuRa8S+NOaH8xIsI1f8xYCE96zEnvs1Fa3slXWDfqA03UG3GfR5UqbZdSzDqdF5gfPEDSNjoyvhQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769795437; c=relaxed/simple; bh=MAiv0fduuWkme5u2DYpSYMKrpbzI/a1tGOAyMy7f51E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Y8a66/aS4RDwbbjFKIZqOdR6nUzXkUDuzMh5kHKo0l/A63nWLVT1ZYr2yIi6uu2RR0hJre9X/csNtdCN736Pw49x1WHk2yar69bvXOOwqYlD9PyKipckW+XlAIJoe3WAmGGghlgOfX92a7Lb1sjmHb9vjLIRWJ9zze4lfk+OuvI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=Gd43cvRI; arc=none smtp.client-ip=74.125.224.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="Gd43cvRI" Received: by mail-yx1-f51.google.com with SMTP id 956f58d0204a3-649ae700ba0so585987d50.1 for ; Fri, 30 Jan 2026 09:50:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1769795434; x=1770400234; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=UZMMTz+zEnEaVc0tT9uLbJMYSdAwAyWPF8xhmiLxTpo=; b=Gd43cvRI/p8sLbzTxc//Lf1C+MkIFgu2385eOIrOZQxLw61KFg6gesIXexw7zw64sW xxfniKHanDxme4JePpi9d035aOM3zRgwvWAAujb8LjNondgGVjKi/9NGfG/nCmbPar9m T6nGXoMa/UMcw5wGRe3Spg5skakjIGffAzh79yFQo/TdT3+xB+tvuXQaSKuegyzo0yy3 hFYsR9lcPmU+eVOoHcSLBgSCCZHIX6MctCRHep6A4YFFiy4bEfkooKpVqgROTcmbwubQ yywfJBazjLNFTtGjyYLBSqN4tXcPWQHXmuF/rILtrVuw8JXQMECwqneNk8xRO0PTxJQl Xz5w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769795434; x=1770400234; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=UZMMTz+zEnEaVc0tT9uLbJMYSdAwAyWPF8xhmiLxTpo=; b=djTTKx+m6L0rcvUrVXb6Mcw4qcITFu4QZI9UmQr9he/eyHL4ZtayWyS5hRc0YUuhPd CT5Pk8zHnI9k1KfMXUfcoQ0tKNSxMB1wDjP1J6SwPIXLjIQS3vNRktYPvqhyxdj5ovU4 ueVB7u3QqTkCPdjGrb2VyLC2ev53y0pIzb0nl5jiU8nwIGgpPsJg2Gu/fcpMHlfB2vUQ 1Ruc/aD6nD2FN/Jsn+mvDnOgOYv/Rz7qRtrtFtyC5ESVLKjq2jfJcOg6vBC3IZEcljD4 Z9GRxDT6d9wpa1eCAFJpiY2D8itaONDKl0cZDaH/E9jPCR/TkN8shS1h95v8kwej/tzw tiDA== X-Forwarded-Encrypted: i=1; AJvYcCUqa+AeXYN3diDt0XIsWgLaGA+D83VbBfcqhCJRUWfyehUK0m1rOyhmmJ4dQWCgrnXvFphSjVIgVFM/x/A=@vger.kernel.org X-Gm-Message-State: AOJu0YxpPvdfxhq6BLxyULPUApavKd4cze8DJZA4ERkzstr/giD4HCU/ bPP5C7H1E/qbESVBSc8kuNeITPKUJQ5Z2AqVe3obeDPSSA4DbV5A1rTRYRV3YRprsjk= X-Gm-Gg: AZuq6aLydeQU0jCfOgmyA3M8mslBxuFwNOynXjOSoo1BNQ/46QCuC+20ecPh5Zpxbpr WxwyzjTvyMfS8OXm/ll/zPxo26mQPPoDrR6ZMhoCi5gL+5oBkWfy+jLzZLz3Ul8WIFsEYG9Ebk8 8JgVSThGuvIn5G3NAV+uw/iTUFWDfKStdyBrFSamwPYlIw2NwIWk0UT5B5s838SYT72aNqL2EC+ S6vvj8WtTO+ZdtDifrdk9MIxO0SwlNURccV6Yxsdm0KXXmPn8pCe0mNNovr/JLqXq8k7fH/otLQ 9GrOsTFL9yYvptrrduacs29rP1x+xZosHExC7abqfqmHWZ66os85UEUBg5Htou8p97Cue1bkjUA JzklfwX84LUOJuAjT/KJnO01IRkXtsIfPfxXIIXW0g2ZiGI1uGTG/6ZHip/dcf3oEI/ZSvF626B rR953Y11P0Zeugn+gFoM+TpEtDRgT7YnNSP1eNT7zYv6RSJ17tvS+FamjoOT+s1k+x+tLTyRcNG Z+NDn+/YPcxAzQ= X-Received: by 2002:a05:690c:c513:b0:794:25c:2cc4 with SMTP id 00721157ae682-7949df4f9d2mr69480157b3.31.1769795434000; Fri, 30 Jan 2026 09:50:34 -0800 (PST) Received: from [192.168.5.15] ([68.95.197.245]) by smtp.gmail.com with ESMTPSA id 956f58d0204a3-649960e0965sm3939108d50.13.2026.01.30.09.50.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Jan 2026 09:50:33 -0800 (PST) From: Anirudh Srinivasan Date: Fri, 30 Jan 2026 11:50:22 -0600 Subject: [PATCH v4 2/3] reset: tenstorrent: Add reset controller for Atlantis Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260130-atlantis-clocks-v4-2-46de52d52924@oss.tenstorrent.com> References: <20260130-atlantis-clocks-v4-0-46de52d52924@oss.tenstorrent.com> In-Reply-To: <20260130-atlantis-clocks-v4-0-46de52d52924@oss.tenstorrent.com> To: Drew Fustini , Joel Stanley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Anirudh Srinivasan , Philipp Zabel Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, joel@jms.id.au, fustini@kernel.org, mpe@kernel.org, mpe@oss.tenstorrent.com, npiggin@oss.tenstorrent.com, agross@kernel.org, agross@oss.tenstorrent.com, bmasney@redhat.com X-Mailer: b4 0.14.3 Adds Atlantis Reset Controller and auxiliary device definitions for reset to share same regmap interface as prcm (clock controller). This version of the reset controller driver covers resets from the RCPU prcm. Signed-off-by: Anirudh Srinivasan Reviewed-by: Philipp Zabel --- MAINTAINERS | 2 + drivers/reset/Kconfig | 11 ++ drivers/reset/Makefile | 1 + drivers/reset/reset-tenstorrent-atlantis.c | 160 +++++++++++++++++++++++++= ++++ include/soc/tenstorrent/atlantis-prcm.h | 31 ++++++ 5 files changed, 205 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 0fc7bc6d0458..0cde1774567d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -22537,7 +22537,9 @@ T: git https://github.com/tenstorrent/linux.git F: Documentation/devicetree/bindings/clock/tenstorrent,atlantis-prcm.yaml F: Documentation/devicetree/bindings/riscv/tenstorrent.yaml F: arch/riscv/boot/dts/tenstorrent/ +F: drivers/reset/reset-tenstorrent-atlantis.c F: include/dt-bindings/clock/tenstorrent,atlantis-prcm.h +F: include/soc/tenstorrent/ =20 RISC-V THEAD SoC SUPPORT M: Drew Fustini diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 6e5d6deffa7d..cade77717492 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -324,6 +324,17 @@ config RESET_SUNXI help This enables the reset driver for Allwinner SoCs. =20 +config RESET_TENSTORRENT_ATLANTIS + tristate "Tenstorrent atlantis reset driver" + depends on ARCH_TENSTORRENT || COMPILE_TEST + select AUXILIARY_BUS + default ARCH_TENSTORRENT + help + This enables the driver for the reset controller + present in the Tenstorrent Atlantis SoC. + Enable this option to be able to use hardware + resets on Atalantis based systems. + config RESET_TH1520 tristate "T-HEAD TH1520 reset controller" depends on ARCH_THEAD || COMPILE_TEST diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 9c3e484dfd81..a31959da0a88 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -41,6 +41,7 @@ obj-$(CONFIG_RESET_SOCFPGA) +=3D reset-socfpga.o obj-$(CONFIG_RESET_SPACEMIT) +=3D reset-spacemit.o obj-$(CONFIG_RESET_SUNPLUS) +=3D reset-sunplus.o obj-$(CONFIG_RESET_SUNXI) +=3D reset-sunxi.o +obj-$(CONFIG_RESET_TENSTORRENT_ATLANTIS) +=3D reset-tenstorrent-atlantis.o obj-$(CONFIG_RESET_TH1520) +=3D reset-th1520.o obj-$(CONFIG_RESET_TI_SCI) +=3D reset-ti-sci.o obj-$(CONFIG_RESET_TI_SYSCON) +=3D reset-ti-syscon.o diff --git a/drivers/reset/reset-tenstorrent-atlantis.c b/drivers/reset/res= et-tenstorrent-atlantis.c new file mode 100644 index 000000000000..6fe9143ad76c --- /dev/null +++ b/drivers/reset/reset-tenstorrent-atlantis.c @@ -0,0 +1,160 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Tenstorrent Atlantis PRCM Reset Driver + * + * Copyright (c) 2026 Tenstorrent + */ + +#include +#include +#include +#include +#include + +struct atlantis_reset_data { + u8 bit; + u16 reg; + bool active_low; +}; + +struct atlantis_reset_controller_data { + const struct atlantis_reset_data *reset_data; + size_t count; +}; + +struct atlantis_reset_controller { + struct reset_controller_dev rcdev; + const struct atlantis_reset_controller_data *data; + struct regmap *regmap; +}; + +#define to_atlantis_reset_controller(_rcdev) \ + container_of((_rcdev), struct atlantis_reset_controller, rcdev) + +#define RESET_DATA(_reg, _bit, _active_low) \ + { \ + .bit =3D _bit, .reg =3D _reg, .active_low =3D _active_low, \ + } + +static const struct atlantis_reset_data atlantis_rcpu_resets[] =3D { + [RST_SMNDMA0] =3D RESET_DATA(RCPU_BLK_RST_REG, 0, true), + [RST_SMNDMA1] =3D RESET_DATA(RCPU_BLK_RST_REG, 1, true), + [RST_WDT0] =3D RESET_DATA(RCPU_BLK_RST_REG, 2, true), + [RST_WDT1] =3D RESET_DATA(RCPU_BLK_RST_REG, 3, true), + [RST_TMR] =3D RESET_DATA(RCPU_BLK_RST_REG, 4, true), + [RST_PVTC] =3D RESET_DATA(RCPU_BLK_RST_REG, 12, true), + [RST_PMU] =3D RESET_DATA(RCPU_BLK_RST_REG, 13, true), + [RST_MAILBOX] =3D RESET_DATA(RCPU_BLK_RST_REG, 14, true), + [RST_SPACC] =3D RESET_DATA(RCPU_BLK_RST_REG, 26, true), + [RST_OTP] =3D RESET_DATA(RCPU_BLK_RST_REG, 28, true), + [RST_TRNG] =3D RESET_DATA(RCPU_BLK_RST_REG, 29, true), + [RST_CRC] =3D RESET_DATA(RCPU_BLK_RST_REG, 30, true), + [RST_QSPI] =3D RESET_DATA(LSIO_BLK_RST_REG, 0, true), + [RST_I2C0] =3D RESET_DATA(LSIO_BLK_RST_REG, 1, true), + [RST_I2C1] =3D RESET_DATA(LSIO_BLK_RST_REG, 2, true), + [RST_I2C2] =3D RESET_DATA(LSIO_BLK_RST_REG, 3, true), + [RST_I2C3] =3D RESET_DATA(LSIO_BLK_RST_REG, 4, true), + [RST_I2C4] =3D RESET_DATA(LSIO_BLK_RST_REG, 5, true), + [RST_UART0] =3D RESET_DATA(LSIO_BLK_RST_REG, 6, true), + [RST_UART1] =3D RESET_DATA(LSIO_BLK_RST_REG, 7, true), + [RST_UART2] =3D RESET_DATA(LSIO_BLK_RST_REG, 8, true), + [RST_UART3] =3D RESET_DATA(LSIO_BLK_RST_REG, 9, true), + [RST_UART4] =3D RESET_DATA(LSIO_BLK_RST_REG, 10, true), + [RST_SPI0] =3D RESET_DATA(LSIO_BLK_RST_REG, 11, true), + [RST_SPI1] =3D RESET_DATA(LSIO_BLK_RST_REG, 12, true), + [RST_SPI2] =3D RESET_DATA(LSIO_BLK_RST_REG, 13, true), + [RST_SPI3] =3D RESET_DATA(LSIO_BLK_RST_REG, 14, true), + [RST_GPIO] =3D RESET_DATA(LSIO_BLK_RST_REG, 15, true), + [RST_CAN0] =3D RESET_DATA(LSIO_BLK_RST_REG, 17, true), + [RST_CAN1] =3D RESET_DATA(LSIO_BLK_RST_REG, 18, true), + [RST_I2S0] =3D RESET_DATA(LSIO_BLK_RST_REG, 19, true), + [RST_I2S1] =3D RESET_DATA(LSIO_BLK_RST_REG, 20, true), + +}; + +static const struct atlantis_reset_controller_data atlantis_rcpu_reset_dat= a =3D { + .reset_data =3D atlantis_rcpu_resets, + .count =3D ARRAY_SIZE(atlantis_rcpu_resets), +}; + +static int atlantis_reset_update(struct reset_controller_dev *rcdev, + unsigned long id, bool assert) +{ + unsigned int val; + struct atlantis_reset_controller *rst =3D + to_atlantis_reset_controller(rcdev); + const struct atlantis_reset_data *data =3D &rst->data->reset_data[id]; + unsigned int mask =3D BIT(data->bit); + struct regmap *regmap =3D rst->regmap; + + if (data->active_low ^ assert) + val =3D mask; + else + val =3D 0; + + return regmap_update_bits(regmap, data->reg, mask, val); +} + +static int atlantis_reset_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return atlantis_reset_update(rcdev, id, true); +} + +static int atlantis_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return atlantis_reset_update(rcdev, id, false); +} + +static const struct reset_control_ops atlantis_reset_control_ops =3D { + .assert =3D atlantis_reset_assert, + .deassert =3D atlantis_reset_deassert, +}; + +static int +atlantis_reset_controller_register(struct device *dev, + struct atlantis_reset_controller *controller) +{ + struct reset_controller_dev *rcdev =3D &controller->rcdev; + + rcdev->ops =3D &atlantis_reset_control_ops; + rcdev->owner =3D THIS_MODULE; + rcdev->of_node =3D dev->of_node; + rcdev->nr_resets =3D controller->data->count; + + return devm_reset_controller_register(dev, &controller->rcdev); +} +static int atlantis_reset_probe(struct auxiliary_device *adev, + const struct auxiliary_device_id *id) +{ + struct atlantis_prcm_adev *rdev =3D to_atlantis_prcm_adev(adev); + struct atlantis_reset_controller *controller; + struct device *dev =3D &adev->dev; + + controller =3D devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL); + if (!controller) + return -ENOMEM; + controller->data =3D + (const struct atlantis_reset_controller_data *)id->driver_data; + controller->regmap =3D rdev->regmap; + + return atlantis_reset_controller_register(dev, controller); +} + +static const struct auxiliary_device_id atlantis_reset_ids[] =3D { + { .name =3D "atlantis_prcm.rcpu-reset", + .driver_data =3D (kernel_ulong_t)&atlantis_rcpu_reset_data }, + {}, +}; +MODULE_DEVICE_TABLE(auxiliary, atlantis_reset_ids); + +static struct auxiliary_driver atlantis_reset_driver =3D { + .probe =3D atlantis_reset_probe, + .id_table =3D atlantis_reset_ids, +}; +module_auxiliary_driver(atlantis_reset_driver); + +MODULE_AUTHOR("Anirudh Srinivasan "); +MODULE_DESCRIPTION("Atlantis PRCM reset controller driver"); +MODULE_LICENSE("GPL"); diff --git a/include/soc/tenstorrent/atlantis-prcm.h b/include/soc/tenstorr= ent/atlantis-prcm.h new file mode 100644 index 000000000000..841516cbefd9 --- /dev/null +++ b/include/soc/tenstorrent/atlantis-prcm.h @@ -0,0 +1,31 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Shared definitions for Atlantis PRCM Clock and Reset Drivers + * + * Copyright (c) 2026 Tenstorrent + */ +#ifndef __SOC_ATLANTIS_PRCM_H__ +#define __SOC_ATLANTIS_PRCM_H__ + +#include +#include + +struct atlantis_prcm_adev { + struct auxiliary_device adev; + struct regmap *regmap; +}; + +static inline struct atlantis_prcm_adev * +to_atlantis_prcm_adev(struct auxiliary_device *adev) +{ + return container_of(adev, struct atlantis_prcm_adev, adev); +} + +/* RCPU Reset Register Offsets */ +#define RCPU_BLK_RST_REG 0x001c +#define LSIO_BLK_RST_REG 0x0020 +#define HSIO_BLK_RST_REG 0x000c +#define PCIE_SUBS_RST_REG 0x0000 +#define MM_RSTN_REG 0x0014 + +#endif --=20 2.43.0 From nobody Mon Feb 9 09:00:33 2026 Received: from mail-yw1-f174.google.com (mail-yw1-f174.google.com [209.85.128.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07AD1367F2E for ; Fri, 30 Jan 2026 17:50:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769795440; cv=none; b=TmdDCKQrjvWS6pti3lU8fnV9IIos+INDirdH1q2BFHeohG6J7qegpMfO5/khI1yaeBjpD8AuM1lHW8r5IO9srekfeXzRHwWPmFDDM0PadcHYgsroCKO3JxQlqQlEG7YeFHs9rqQirXrfjM0G0UbPDZyH0TUG3pZkdjLFCcH21yc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769795440; c=relaxed/simple; bh=oty8zqJUlch/sNv9klgaEOtMbBe9SoRW/nz1xA2skuA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dQIaDzItipVa+JYIvdhFkNHbslk++nEUkLvL4Ponq/8mUfu3mE5lYYCVbG2vPv3K8+YtE2rK6HwrdmBlkPDqzyo4AwAofU7ngXgbnzeZbCsCFd4zfCus+TJAN/08NDpuNtNxw0+525NWdf+IYv7CxHavxTo4a5zxMMcFMjdj+fQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=CH2NWU9e; arc=none smtp.client-ip=209.85.128.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="CH2NWU9e" Received: by mail-yw1-f174.google.com with SMTP id 00721157ae682-79492a2a57bso22888157b3.2 for ; Fri, 30 Jan 2026 09:50:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1769795437; x=1770400237; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=iJrcF5Y2+BKwchvJ0cWlPlCWuAQGiPw35xhXN0hi/UU=; b=CH2NWU9e2bLY3oO0dKEcTFlYnANxYCFWtFgc/xmdR7EafzmF1BYsAprYB0mRv2eH9G aP8NwLPlrzYjy65GoD+HfzKkjDJccGk2+C/pO2CGMaG7czOO5vx9eLQ3wyGwZwximo7X 5lC7J6/Hf7iPZPRjkfkqRyAgIsq6hvm/dN98w5VpyDfv7bjhbQvfu/6oT1m9/I5N3+Ij k5dtTLtixu9Y6K7/heSfptwBe8VRANtt6O4wbNmoZ0I/5qoXcp4GO6ZeGv70HlBJasXR p7NnIl+XX+D4/aHgl/STeJY4l1YLG1R5usL+rHbk16Kzok9iBpQyEkerDMFmpE5NProC O1uw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769795437; x=1770400237; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=iJrcF5Y2+BKwchvJ0cWlPlCWuAQGiPw35xhXN0hi/UU=; b=wDQOzaHpYiMEmJV795h4wxlN83w5QTruYruoBptvwsMVlJSjJ+DfTPA87NOAdwBSn+ GcRHJLbIU44ZpBAa8z4gf0QcDy3POXTw9CEx6dDKeoPS0FZuysJSZQmDZYwbzk3LFdmN MFIhygmfrYQJWmTjQBthyKrsMm0eLNcGaxpY1xTwlWigxlsHr9jrCAKLac/nYgYq0hN5 lZxNwVS4n7/v4kFPUWDtC2U16FJNYtA8nJ/b54JHJwSZUlggcWa1z5VVDObDxpuqXZl0 NB1Nm5fep8zzI1EU0ERM9cbifVDfQDHYkgcM55CzsFKHi2AKzomYHFViraQFD8BmBdnc 9Jyg== X-Forwarded-Encrypted: i=1; AJvYcCVDNLP+HLXer2C0RZi/qd9iSwvRqVsoKHt9sw3kobekMLbPHbi5vwaKtFIMgbzclIG9kHKkO026eWHSlkA=@vger.kernel.org X-Gm-Message-State: AOJu0YxYSuFU20Xv6MdcdCoEGh8iuqd0VYsXl/JNJjacDASsBlnDyFNi uJH3ZPbjwmM6G+CXosD+7/uY3pG2rEn7R04jTlU/pNc8Eqp+cU723rPFTwGMWWsGPUY= X-Gm-Gg: AZuq6aLWcg3uffiz9AB0rjFW18P0IFxIMJ5vsk32jxkxLJ+eF/EtInWMig25RU+DN15 i+Is5AcU+5koD5WtsN8TiFfoRZK00lKlolYgqn06yzKLHowWNI/90bLBvsvpSXe1VStVCrqBCkg INd0x5F9cJjKK4ODOZUTlk00xl2DEhNbRAPxVm3JPLmO0s4BvPzDT3PJxnonIgYERnU+ParqxiI T+HFEH5A5dbYE3Hfsj+wlf8yyxmMXetIfaNbReuu27bvN7R9gQeXHFJXSq7LrciqEyugxCqpjoP vpspHp99Sm0SbBPmJNt/cujyDY3bhpuZTPiI4+e9INSzq+xKaGxy4q5VykVy4yd7Zbrm6oieMms V2GAAblDmRKFIl3HGAs2JOboJgr9lyp/1B2FCXIHYsmy07ytG1JSmKTgokfEv3I0pcJr/CqjmXB D/cvPsDS27lrj8PJrHpBMnybgOKdaw/RRy240ClvlpbWKXrix72BE8FsBkTrnVJXavVHNgcPJj9 pww X-Received: by 2002:a05:690e:1287:b0:648:c3d:3ad with SMTP id 956f58d0204a3-649a83bfc0cmr3192254d50.25.1769795435252; Fri, 30 Jan 2026 09:50:35 -0800 (PST) Received: from [192.168.5.15] ([68.95.197.245]) by smtp.gmail.com with ESMTPSA id 956f58d0204a3-649960e0965sm3939108d50.13.2026.01.30.09.50.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Jan 2026 09:50:34 -0800 (PST) From: Anirudh Srinivasan Date: Fri, 30 Jan 2026 11:50:23 -0600 Subject: [PATCH v4 3/3] clk: tenstorrent: Add Atlantis clock controller driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260130-atlantis-clocks-v4-3-46de52d52924@oss.tenstorrent.com> References: <20260130-atlantis-clocks-v4-0-46de52d52924@oss.tenstorrent.com> In-Reply-To: <20260130-atlantis-clocks-v4-0-46de52d52924@oss.tenstorrent.com> To: Drew Fustini , Joel Stanley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Anirudh Srinivasan , Philipp Zabel Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, joel@jms.id.au, fustini@kernel.org, mpe@kernel.org, mpe@oss.tenstorrent.com, npiggin@oss.tenstorrent.com, agross@kernel.org, agross@oss.tenstorrent.com, bmasney@redhat.com X-Mailer: b4 0.14.3 Add driver for clock controller in Tenstorrent Atlantis SoC. This version of the driver coves clocks from RCPU syscon. 5 types of clocks generated by this controller: PLLs (PLLs with bypass functionality and an additional Gate clk at output), Shared Gates (Multiple Gate clks that share an enable bit), standard Muxes, Dividers and Gates. All clocks are implemented using custom clk ops and use the regmap interface associated with the syscon. All clocks are derived from a 24 Mhz oscillator. The reset controller is also setup as an auxiliary device of the clock controller. Signed-off-by: Anirudh Srinivasan --- MAINTAINERS | 1 + drivers/clk/Kconfig | 1 + drivers/clk/Makefile | 1 + drivers/clk/tenstorrent/Kconfig | 14 + drivers/clk/tenstorrent/Makefile | 3 + drivers/clk/tenstorrent/atlantis-prcm.c | 941 ++++++++++++++++++++++++++++= ++++ include/soc/tenstorrent/atlantis-prcm.h | 27 + 7 files changed, 988 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 0cde1774567d..85465fe3eeee 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -22537,6 +22537,7 @@ T: git https://github.com/tenstorrent/linux.git F: Documentation/devicetree/bindings/clock/tenstorrent,atlantis-prcm.yaml F: Documentation/devicetree/bindings/riscv/tenstorrent.yaml F: arch/riscv/boot/dts/tenstorrent/ +F: drivers/clk/tenstorrent/ F: drivers/reset/reset-tenstorrent-atlantis.c F: include/dt-bindings/clock/tenstorrent,atlantis-prcm.h F: include/soc/tenstorrent/ diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig index 3a1611008e48..643084887257 100644 --- a/drivers/clk/Kconfig +++ b/drivers/clk/Kconfig @@ -542,6 +542,7 @@ source "drivers/clk/starfive/Kconfig" source "drivers/clk/sunxi/Kconfig" source "drivers/clk/sunxi-ng/Kconfig" source "drivers/clk/tegra/Kconfig" +source "drivers/clk/tenstorrent/Kconfig" source "drivers/clk/thead/Kconfig" source "drivers/clk/stm32/Kconfig" source "drivers/clk/ti/Kconfig" diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile index 61ec08404442..f88c116d315f 100644 --- a/drivers/clk/Makefile +++ b/drivers/clk/Makefile @@ -156,6 +156,7 @@ obj-y +=3D starfive/ obj-$(CONFIG_ARCH_SUNXI) +=3D sunxi/ obj-y +=3D sunxi-ng/ obj-$(CONFIG_ARCH_TEGRA) +=3D tegra/ +obj-y +=3D tenstorrent/ obj-$(CONFIG_ARCH_THEAD) +=3D thead/ obj-y +=3D ti/ obj-$(CONFIG_CLK_UNIPHIER) +=3D uniphier/ diff --git a/drivers/clk/tenstorrent/Kconfig b/drivers/clk/tenstorrent/Kcon= fig new file mode 100644 index 000000000000..9d4391eeeae0 --- /dev/null +++ b/drivers/clk/tenstorrent/Kconfig @@ -0,0 +1,14 @@ +# SPDX-License-Identifier: GPL-2.0-only + +config TENSTORRENT_ATLANTIS_PRCM + tristate "Support for Tenstorrent Atlantis PRCM Clock Controller" + depends on ARCH_TENSTORRENT || COMPILE_TEST + default ARCH_TENSTORRENT + select REGMAP_MMIO + select AUXILIARY_BUS + select MFD_SYSCON + help + Say yes here to support the different clock + controllers found in the Tenstorrent Atlantis SoC. + This includes the clocks from the RCPU, HSIO, MMIO + and PCIE domain. diff --git a/drivers/clk/tenstorrent/Makefile b/drivers/clk/tenstorrent/Mak= efile new file mode 100644 index 000000000000..95d87bac7bf5 --- /dev/null +++ b/drivers/clk/tenstorrent/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0 + +obj-$(CONFIG_TENSTORRENT_ATLANTIS_PRCM) +=3D atlantis-prcm.o diff --git a/drivers/clk/tenstorrent/atlantis-prcm.c b/drivers/clk/tenstorr= ent/atlantis-prcm.c new file mode 100644 index 000000000000..bd8d39f211f9 --- /dev/null +++ b/drivers/clk/tenstorrent/atlantis-prcm.c @@ -0,0 +1,941 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Tenstorrent Atlantis PRCM Clock Driver + * + * Copyright (c) 2026 Tenstorrent + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +struct atlantis_clk_common { + int clkid; + struct regmap *regmap; + struct clk_hw hw; +}; + +#define hw_to_atlantis_clk_common(_hw) \ + container_of((_hw), struct atlantis_clk_common, hw) + +struct atlantis_clk_mux_config { + u8 shift; + u8 width; + u32 reg_offset; +}; + +struct atlantis_clk_mux { + struct atlantis_clk_common common; + struct atlantis_clk_mux_config config; +}; + +struct atlantis_clk_gate_config { + u32 reg_offset; + u32 enable; +}; + +struct atlantis_clk_gate { + struct atlantis_clk_common common; + struct atlantis_clk_gate_config config; +}; + +struct atlantis_clk_divider_config { + u8 shift; + u8 width; + u32 flags; + u32 reg_offset; +}; + +struct atlantis_clk_divider { + struct atlantis_clk_common common; + struct atlantis_clk_divider_config config; +}; + +struct atlantis_clk_pll_config { + u32 tbl_num; + u32 reg_offset; + u32 en_reg_offset; + u32 cg_reg_offset; + u32 cg_reg_enable; +}; + +/* Models a PLL with Bypass Functionality and Enable Bit + a Gate Clock at= it's output */ +struct atlantis_clk_pll { + struct atlantis_clk_common common; + struct atlantis_clk_pll_config config; +}; + +struct atlantis_clk_gate_shared_config { + u32 reg_offset; + u32 enable; + unsigned int *share_count; + spinlock_t *refcount_lock; +}; + +struct atlantis_clk_gate_shared { + struct atlantis_clk_common common; + struct atlantis_clk_gate_shared_config config; +}; + +struct atlantis_clk_fixed_factor_config { + unsigned int mult; + unsigned int div; +}; + +struct atlantis_clk_fixed_factor { + struct atlantis_clk_fixed_factor_config config; + struct atlantis_clk_common common; +}; + +static inline struct atlantis_clk_mux *hw_to_atlantis_clk_mux(struct clk_h= w *hw) +{ + struct atlantis_clk_common *common =3D hw_to_atlantis_clk_common(hw); + + return container_of(common, struct atlantis_clk_mux, common); +} + +static inline struct atlantis_clk_gate * +hw_to_atlantis_clk_gate(struct clk_hw *hw) +{ + struct atlantis_clk_common *common =3D hw_to_atlantis_clk_common(hw); + + return container_of(common, struct atlantis_clk_gate, common); +} + +static inline struct atlantis_clk_divider * +hw_to_atlantis_clk_divider(struct clk_hw *hw) +{ + struct atlantis_clk_common *common =3D hw_to_atlantis_clk_common(hw); + + return container_of(common, struct atlantis_clk_divider, common); +} + +static inline struct atlantis_clk_pll *hw_to_atlantis_pll(struct clk_hw *h= w) +{ + struct atlantis_clk_common *common =3D hw_to_atlantis_clk_common(hw); + + return container_of(common, struct atlantis_clk_pll, common); +} + +static inline struct atlantis_clk_gate_shared * +hw_to_atlantis_clk_gate_shared(struct clk_hw *hw) +{ + struct atlantis_clk_common *common =3D hw_to_atlantis_clk_common(hw); + + return container_of(common, struct atlantis_clk_gate_shared, common); +} + +static inline struct atlantis_clk_fixed_factor * +hw_to_atlantis_clk_fixed_factor(struct clk_hw *hw) +{ + struct atlantis_clk_common *common =3D hw_to_atlantis_clk_common(hw); + + return container_of(common, struct atlantis_clk_fixed_factor, common); +} + +static u8 atlantis_clk_mux_get_parent(struct clk_hw *hw) +{ + struct atlantis_clk_mux *mux =3D hw_to_atlantis_clk_mux(hw); + u32 val; + + regmap_read(mux->common.regmap, mux->config.reg_offset, &val); + val >>=3D mux->config.shift; + val &=3D (BIT(mux->config.width) - 1); + + return val; +} + +static int atlantis_clk_mux_set_parent(struct clk_hw *hw, u8 index) +{ + struct atlantis_clk_mux *mux =3D hw_to_atlantis_clk_mux(hw); + u32 val =3D index; + + return regmap_update_bits(mux->common.regmap, mux->config.reg_offset, + (BIT(mux->config.width) - 1) + << mux->config.shift, + val << mux->config.shift); +} + +static int atlantis_clk_mux_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + return clk_mux_determine_rate_flags(hw, req, hw->init->flags); +} + +const struct clk_ops atlantis_clk_mux_ops =3D { + .get_parent =3D atlantis_clk_mux_get_parent, + .set_parent =3D atlantis_clk_mux_set_parent, + .determine_rate =3D atlantis_clk_mux_determine_rate, +}; + +static void atlantis_clk_gate_endisable(struct clk_hw *hw, int enable) +{ + struct atlantis_clk_gate *gate =3D hw_to_atlantis_clk_gate(hw); + u32 val; + + if (enable) + val =3D gate->config.enable; + else + val =3D ~(gate->config.enable); + + regmap_update_bits(gate->common.regmap, gate->config.reg_offset, + gate->config.enable, val); +} + +static int atlantis_clk_gate_enable(struct clk_hw *hw) +{ + atlantis_clk_gate_endisable(hw, 1); + + return 0; +} + +static void atlantis_clk_gate_disable(struct clk_hw *hw) +{ + atlantis_clk_gate_endisable(hw, 0); +} + +static int atlantis_clk_gate_is_enabled(struct clk_hw *hw) +{ + struct atlantis_clk_gate *gate =3D hw_to_atlantis_clk_gate(hw); + u32 val; + + regmap_read(gate->common.regmap, gate->config.reg_offset, &val); + + val &=3D gate->config.enable; + + return val ? 1 : 0; +} + +const struct clk_ops atlantis_clk_gate_ops =3D { + .enable =3D atlantis_clk_gate_enable, + .disable =3D atlantis_clk_gate_disable, + .is_enabled =3D atlantis_clk_gate_is_enabled, +}; + +static unsigned long atlantis_clk_divider_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct atlantis_clk_divider *divider =3D hw_to_atlantis_clk_divider(hw); + u32 val; + + regmap_read(divider->common.regmap, divider->config.reg_offset, &val); + + val >>=3D divider->config.shift; + val &=3D ((1 << (divider->config.width)) - 1); + + return DIV_ROUND_UP_ULL((u64)parent_rate, val + 1); +} + +const struct clk_ops atlantis_clk_divider_ops =3D { + .recalc_rate =3D atlantis_clk_divider_recalc_rate, +}; + +static unsigned long +atlantis_clk_fixed_factor_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct atlantis_clk_fixed_factor *factor =3D + hw_to_atlantis_clk_fixed_factor(hw); + unsigned long long rate; + + rate =3D (unsigned long long)parent_rate * factor->config.mult; + do_div(rate, factor->config.div); + return (unsigned long)rate; +} + +const struct clk_ops atlantis_clk_fixed_factor_ops =3D { + .recalc_rate =3D atlantis_clk_fixed_factor_recalc_rate, +}; + +static int atlantis_clk_pll_is_enabled(struct clk_hw *hw) +{ + struct atlantis_clk_pll *pll =3D hw_to_atlantis_pll(hw); + u32 val, en_val, cg_val; + + regmap_read(pll->common.regmap, pll->config.reg_offset, &val); + regmap_read(pll->common.regmap, pll->config.en_reg_offset, &en_val); + regmap_read(pll->common.regmap, pll->config.cg_reg_offset, &cg_val); + + /* Check if PLL is powered on, locked and Gate clk is enabled */ + return !!(en_val & PLL_CFG_EN_BIT) && !!(val & PLL_CFG_LOCK_BIT) && + !!(cg_val && pll->config.cg_reg_enable); +} + +static int atlantis_clk_pll_enable(struct clk_hw *hw) +{ + struct atlantis_clk_pll *pll =3D hw_to_atlantis_pll(hw); + u32 val, en_val, cg_val; + int ret; + + regmap_read(pll->common.regmap, pll->config.reg_offset, &val); + regmap_read(pll->common.regmap, pll->config.en_reg_offset, &en_val); + regmap_read(pll->common.regmap, pll->config.cg_reg_offset, &cg_val); + + /* Check if PLL is already enabled, locked and Gate clk is enabled */ + if ((en_val & PLL_CFG_EN_BIT) && (val & PLL_CFG_LOCK_BIT) && + (cg_val && pll->config.cg_reg_enable) && + !(val & PLL_CFG_BYPASS_BIT)) { + return 0; + } + + /* Step 1: Set bypass mode first */ + regmap_update_bits(pll->common.regmap, pll->config.reg_offset, + PLL_CFG_BYPASS_BIT, PLL_CFG_BYPASS_BIT); + + /* Step 2: Enable PLL (clear then set power bit) */ + regmap_update_bits(pll->common.regmap, pll->config.en_reg_offset, + PLL_CFG_EN_BIT, 0); + + regmap_update_bits(pll->common.regmap, pll->config.en_reg_offset, + PLL_CFG_EN_BIT, PLL_CFG_EN_BIT); + + /* Step 3: Wait for PLL lock */ + ret =3D regmap_read_poll_timeout(pll->common.regmap, + pll->config.reg_offset, val, + val & PLL_CFG_LOCK_BIT, 10, + PLL_BYPASS_WAIT_US); + if (ret) { + pr_err("PLL failed to lock within timeout\n"); + return ret; + } + + /* Step 4: Switch from bypass to PLL output */ + regmap_update_bits(pll->common.regmap, pll->config.reg_offset, + PLL_CFG_BYPASS_BIT, 0); + + /* Enable Gate clk at PLL Output */ + return regmap_update_bits(pll->common.regmap, pll->config.cg_reg_offset, + pll->config.cg_reg_enable, + pll->config.cg_reg_enable); +} + +static void atlantis_clk_pll_disable(struct clk_hw *hw) +{ + struct atlantis_clk_pll *pll =3D hw_to_atlantis_pll(hw); + + /* Step 1: Switch to bypass mode before disabling */ + regmap_update_bits(pll->common.regmap, pll->config.reg_offset, + PLL_CFG_BYPASS_BIT, PLL_CFG_BYPASS_BIT); + /* Step 2: Power down PLL */ + regmap_update_bits(pll->common.regmap, pll->config.en_reg_offset, + PLL_CFG_EN_BIT, 0); +} + +static unsigned long atlantis_clk_pll_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct atlantis_clk_pll *pll =3D hw_to_atlantis_pll(hw); + + u32 val, refdiv, fbdiv, postdiv1, postdiv2; + u64 fout; + + regmap_read(pll->common.regmap, pll->config.reg_offset, &val); + + if (val & PLL_CFG_BYPASS_BIT) + return parent_rate; + + refdiv =3D FIELD_GET(PLL_CFG_REFDIV_MASK, val); + fbdiv =3D FIELD_GET(PLL_CFG_FBDIV_MASK, val); + postdiv1 =3D FIELD_GET(PLL_CFG_POSTDIV1_MASK, val); + postdiv2 =3D FIELD_GET(PLL_CFG_POSTDIV2_MASK, val); + + if (!refdiv) + refdiv =3D 1; + if (!postdiv1) + postdiv1 =3D 1; + if (!postdiv2) + postdiv2 =3D 1; + if (!fbdiv) + return 0; + + fout =3D div64_u64((u64)parent_rate * fbdiv, + refdiv * postdiv1 * postdiv2); + + return fout; +} + +const struct clk_ops atlantis_clk_pll_ops =3D { + .enable =3D atlantis_clk_pll_enable, + .disable =3D atlantis_clk_pll_disable, + .recalc_rate =3D atlantis_clk_pll_recalc_rate, + .is_enabled =3D atlantis_clk_pll_is_enabled, +}; + +static int atlantis_clk_gate_shared_enable(struct clk_hw *hw) +{ + struct atlantis_clk_gate_shared *gate =3D + hw_to_atlantis_clk_gate_shared(hw); + bool need_enable; + u32 reg; + + scoped_guard(spinlock_irqsave, gate->config.refcount_lock) + { + need_enable =3D (*gate->config.share_count)++ =3D=3D 0; + if (need_enable) { + regmap_read(gate->common.regmap, + gate->config.reg_offset, ®); + reg |=3D gate->config.enable; + regmap_write(gate->common.regmap, + gate->config.reg_offset, reg); + } + } + + if (need_enable) { + regmap_read(gate->common.regmap, gate->config.reg_offset, ®); + + if (!(reg & gate->config.enable)) { + pr_warn("%s: gate enable %d failed to enable\n", + clk_hw_get_name(hw), gate->config.enable); + return -EIO; + } + } + + return 0; +} + +static void atlantis_clk_gate_shared_disable(struct clk_hw *hw) +{ + struct atlantis_clk_gate_shared *gate =3D + hw_to_atlantis_clk_gate_shared(hw); + u32 reg; + + scoped_guard(spinlock_irqsave, gate->config.refcount_lock) + { + if (WARN_ON(*gate->config.share_count =3D=3D 0)) + return; + if (--(*gate->config.share_count) > 0) + return; + + regmap_read(gate->common.regmap, gate->config.reg_offset, ®); + reg &=3D ~gate->config.enable; + regmap_write(gate->common.regmap, gate->config.reg_offset, reg); + } +} + +static int atlantis_clk_gate_shared_is_enabled(struct clk_hw *hw) +{ + struct atlantis_clk_gate_shared *gate =3D + hw_to_atlantis_clk_gate_shared(hw); + u32 reg; + + regmap_read(gate->common.regmap, gate->config.reg_offset, ®); + + return !!(reg & gate->config.enable); +} + +static void atlantis_clk_gate_shared_disable_unused(struct clk_hw *hw) +{ + struct atlantis_clk_gate_shared *gate =3D + hw_to_atlantis_clk_gate_shared(hw); + + u32 reg; + + scoped_guard(spinlock_irqsave, gate->config.refcount_lock) + { + if (*gate->config.share_count =3D=3D 0) { + regmap_read(gate->common.regmap, + gate->config.reg_offset, ®); + reg &=3D ~gate->config.enable; + regmap_write(gate->common.regmap, + gate->config.reg_offset, reg); + } + } +} + +const struct clk_ops atlantis_clk_gate_shared_ops =3D { + .enable =3D atlantis_clk_gate_shared_enable, + .disable =3D atlantis_clk_gate_shared_disable, + .disable_unused =3D atlantis_clk_gate_shared_disable_unused, + .is_enabled =3D atlantis_clk_gate_shared_is_enabled, +}; + +#define ATLANTIS_PLL_CONFIG(_reg_offset, _en_reg_offset, _cg_reg_offset, \ + _cg_reg_enable) \ + { \ + .reg_offset =3D (_reg_offset), \ + .en_reg_offset =3D (_en_reg_offset), \ + .cg_reg_offset =3D (_cg_reg_offset), \ + .cg_reg_enable =3D (_cg_reg_enable), \ + } + +#define ATLANTIS_PLL_DEFINE(_clkid, _name, _parent, _reg_offset, = \ + _en_reg_offset, _cg_reg_offset, _cg_reg_enable, \ + _flags) \ + static struct atlantis_clk_pll _name =3D { \ + .config =3D ATLANTIS_PLL_CONFIG(_reg_offset, _en_reg_offset, \ + _cg_reg_offset, _cg_reg_enable), \ + .common =3D { .clkid =3D _clkid, \ + .hw.init =3D CLK_HW_INIT_PARENTS_DATA( \ + #_name, _parent, &atlantis_clk_pll_ops, \ + _flags) }, \ + } +#define ATLANTIS_MUX_CONFIG(_shift, _width, _reg_offset) = \ + { \ + .shift =3D _shift, .width =3D _width, .reg_offset =3D _reg_offset \ + } + +#define ATLANTIS_MUX_DEFINE(_clkid, _name, _parents, _reg_offset, _shift, = \ + _width, _flags) \ + static struct atlantis_clk_mux _name =3D { \ + .config =3D ATLANTIS_MUX_CONFIG(_shift, _width, _reg_offset), \ + .common =3D { .clkid =3D _clkid, \ + .hw.init =3D CLK_HW_INIT_PARENTS_DATA( \ + #_name, _parents, &atlantis_clk_mux_ops, \ + _flags) } \ + } + +#define ATLANTIS_DIVIDER_CONFIG(_shift, _width, _flags, _reg_offset) \ + { \ + .shift =3D _shift, .width =3D _width, .flags =3D _flags, \ + .reg_offset =3D _reg_offset \ + } + +#define ATLANTIS_DIVIDER_DEFINE(_clkid, _name, _parent, _reg_offset, _shif= t, \ + _width, _divflags, _flags) \ + static struct atlantis_clk_divider _name =3D { \ + .config =3D ATLANTIS_DIVIDER_CONFIG(_shift, _width, _divflags, \ + _reg_offset), \ + .common =3D { .clkid =3D _clkid, \ + .hw.init =3D CLK_HW_INIT_HW( \ + #_name, &_parent.common.hw, \ + &atlantis_clk_divider_ops, _flags) } \ + } +#define ATLANTIS_GATE_CONFIG(_enable, _reg_offset) \ + { \ + .enable =3D _enable, .reg_offset =3D _reg_offset \ + } + +#define ATLANTIS_GATE_DEFINE(_clkid, _name, _parent, _reg_offset, _enable,= \ + _flags) \ + static struct atlantis_clk_gate _name =3D { \ + .config =3D ATLANTIS_GATE_CONFIG(_enable, _reg_offset), \ + .common =3D { .clkid =3D _clkid, \ + .hw.init =3D CLK_HW_INIT_HW( \ + #_name, &_parent.common.hw, \ + &atlantis_clk_gate_ops, _flags) } \ + } +#define ATLANTIS_GATE_SHARED_CONFIG(_reg_offset, _enable, _share_count) = \ + { \ + .reg_offset =3D _reg_offset, .enable =3D _enable, \ + .share_count =3D _share_count, .refcount_lock =3D &refcount_lock \ + } +#define ATLANTIS_GATE_SHARED_DEFINE(_clkid, _name, _parent, _reg_offset, = \ + _enable, _share_count, _flags) \ + static struct atlantis_clk_gate_shared _name =3D { \ + .config =3D ATLANTIS_GATE_SHARED_CONFIG(_reg_offset, _enable, \ + _share_count), \ + .common =3D { .clkid =3D _clkid, \ + .hw.init =3D CLK_HW_INIT_HW( \ + #_name, &_parent.common.hw, \ + &atlantis_clk_gate_shared_ops, _flags) } \ + } +#define ATLANTIS_CLK_FIXED_FACTOR_DEFINE(_clkid, _name, _parent, _mult, _d= iv, \ + _flags) \ + static struct atlantis_clk_fixed_factor _name =3D { \ + .config =3D { .mult =3D _mult, .div =3D _div }, \ + .common =3D { .clkid =3D _clkid, \ + .hw.init =3D CLK_HW_INIT_HW( \ + #_name, &_parent.common.hw, \ + &atlantis_clk_fixed_factor_ops, _flags) } \ + } + +static DEFINE_SPINLOCK(refcount_lock); /* Lock for refcount value accesses= */ + +static const struct regmap_config atlantis_prcm_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xFFFC, + .cache_type =3D REGCACHE_NONE, +}; +struct atlantis_prcm { + struct device *dev; + + struct regmap *regmap; + void __iomem *base; + + struct clk_hw_onecell_data *clk_data; +}; + +struct atlantis_prcm_data { + struct clk_hw **hws; + size_t num; + const char *reset_name; +}; + +static const struct clk_parent_data osc_24m_clk[] =3D { + { .index =3D 0 }, +}; + +ATLANTIS_PLL_DEFINE(CLK_RCPU_PLL, rcpu_pll_clk, osc_24m_clk, RCPU_PLL_CFG_= REG, + PLL_RCPU_EN_REG, BUS_CG_REG, BIT(7), + CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_UNGATE | + CLK_IS_CRITICAL); + +static const struct clk_parent_data rcpu_root_parents[] =3D { + { .index =3D 0 }, + { .hw =3D &rcpu_pll_clk.common.hw }, +}; + +ATLANTIS_MUX_DEFINE(CLK_RCPU_ROOT, rcpu_root_mux, rcpu_root_parents, + RCPU_DIV_CFG_REG, 0, 1, CLK_SET_RATE_NO_REPARENT); + +ATLANTIS_DIVIDER_DEFINE(CLK_RCPU_DIV2, rcpu_div2_clk, rcpu_root_mux, + RCPU_DIV_CFG_REG, 2, 4, 0, 0); +ATLANTIS_DIVIDER_DEFINE(CLK_RCPU_DIV4, rcpu_div4_clk, rcpu_root_mux, + RCPU_DIV_CFG_REG, 7, 4, 0, 0); +ATLANTIS_DIVIDER_DEFINE(CLK_RCPU_RTC, rcpu_rtc_clk, rcpu_div4_clk, + RCPU_DIV_CFG_REG, 12, 6, 0, 0); + +ATLANTIS_GATE_DEFINE(CLK_SMNDMA0_ACLK, smndma0_aclk, rcpu_div2_clk, + RCPU_BLK_CG_REG, BIT(0), 0); +ATLANTIS_GATE_DEFINE(CLK_SMNDMA1_ACLK, smndma1_aclk, rcpu_div2_clk, + RCPU_BLK_CG_REG, BIT(1), 0); +ATLANTIS_GATE_DEFINE(CLK_WDT0_PCLK, wdt0_pclk, rcpu_div4_clk, RCPU_BLK_CG_= REG, + BIT(2), 0); +ATLANTIS_GATE_DEFINE(CLK_WDT1_PCLK, wdt1_pclk, rcpu_div4_clk, RCPU_BLK_CG_= REG, + BIT(3), 0); +ATLANTIS_GATE_DEFINE(CLK_TIMER_PCLK, timer_pclk, rcpu_div4_clk, RCPU_BLK_C= G_REG, + BIT(4), 0); +ATLANTIS_GATE_DEFINE(CLK_PVTC_PCLK, pvtc_pclk, rcpu_div4_clk, RCPU_BLK_CG_= REG, + BIT(12), 0); +ATLANTIS_GATE_DEFINE(CLK_PMU_PCLK, pmu_pclk, rcpu_div4_clk, RCPU_BLK_CG_RE= G, + BIT(13), 0); +ATLANTIS_GATE_DEFINE(CLK_MAILBOX_HCLK, mb_hclk, rcpu_div2_clk, RCPU_BLK_CG= _REG, + BIT(14), 0); +ATLANTIS_GATE_DEFINE(CLK_SEC_SPACC_HCLK, sec_spacc_hclk, rcpu_div2_clk, + RCPU_BLK_CG_REG, BIT(26), 0); +ATLANTIS_GATE_DEFINE(CLK_SEC_OTP_HCLK, sec_otp_hclk, rcpu_div2_clk, + RCPU_BLK_CG_REG, BIT(28), 0); +ATLANTIS_GATE_DEFINE(CLK_TRNG_PCLK, trng_pclk, rcpu_div4_clk, RCPU_BLK_CG_= REG, + BIT(29), 0); +ATLANTIS_GATE_DEFINE(CLK_SEC_CRC_HCLK, sec_crc_hclk, rcpu_div2_clk, + RCPU_BLK_CG_REG, BIT(30), 0); + +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_SMN_HCLK, rcpu_smn_hclk, rcpu_div2_cl= k, 1, + 1, 0); +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_AHB0_HCLK, rcpu_ahb0_hclk, rcpu_div2_= clk, + 1, 1, 0); + +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_SMN_PCLK, rcpu_smn_pclk, rcpu_div4_cl= k, 1, + 1, 0); + +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_SMN_CLK, rcpu_smn_clk, rcpu_root_mux,= 1, 1, + 0); +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_SCRATCHPAD_CLK, rcpu_scratchpad_aclk, + rcpu_root_mux, 1, 1, 0); +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_RCPU_CORE_CLK, rcpu_core_clk, + rcpu_root_mux, 1, 1, 0); +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_RCPU_ROM_CLK, rcpu_rom_aclk, rcpu_roo= t_mux, + 1, 1, 0); + +static struct atlantis_clk_fixed_factor + otp_load_clk =3D { .config =3D { .mult =3D 1, .div =3D 1 }, + .common =3D { + .clkid =3D CLK_OTP_LOAD_CLK, + .hw.init =3D CLK_HW_INIT_PARENTS_DATA( + "otp_load_clk", osc_24m_clk, + &atlantis_clk_fixed_factor_ops, + CLK_SET_RATE_NO_REPARENT), + } }; + +ATLANTIS_PLL_DEFINE(CLK_NOC_PLL, nocc_pll_clk, osc_24m_clk, + RCPU_NOCC_PLL_CFG_REG, PLL_NOCC_EN_REG, BUS_CG_REG, BIT(0), + CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_UNGATE | + CLK_IS_CRITICAL); + +static const struct clk_parent_data nocc_mux_parents[] =3D { + { .index =3D 0 }, + { .hw =3D &nocc_pll_clk.common.hw }, +}; + +ATLANTIS_MUX_DEFINE(CLK_NOCC_CLK, nocc_clk_mux, nocc_mux_parents, + RCPU_NOCC_CLK_CFG_REG, 0, 1, CLK_SET_RATE_NO_REPARENT); + +ATLANTIS_DIVIDER_DEFINE(CLK_NOCC_DIV2, nocc_div2_clk, nocc_clk_mux, + RCPU_NOCC_CLK_CFG_REG, 1, 4, 0, 0); +ATLANTIS_DIVIDER_DEFINE(CLK_NOCC_DIV4, nocc_div4_clk, nocc_clk_mux, + RCPU_NOCC_CLK_CFG_REG, 5, 4, 0, 0); +ATLANTIS_DIVIDER_DEFINE(CLK_NOCC_RTC, nocc_rtc_clk, nocc_div4_clk, + RCPU_NOCC_CLK_CFG_REG, 9, 6, 0, 0); +ATLANTIS_DIVIDER_DEFINE(CLK_NOCC_CAN, nocc_can_div, nocc_clk_mux, + RCPU_NOCC_CLK_CFG_REG, 15, 4, 0, 0); + +static unsigned int refcnt_qspi; +ATLANTIS_GATE_SHARED_DEFINE(CLK_QSPI_SCLK, qspi_sclk, nocc_clk_mux, + LSIO_BLK_CG_REG, BIT(0), &refcnt_qspi, 0); +ATLANTIS_GATE_SHARED_DEFINE(CLK_QSPI_HCLK, qspi_hclk, nocc_div2_clk, + LSIO_BLK_CG_REG, BIT(0), &refcnt_qspi, 0); +ATLANTIS_GATE_DEFINE(CLK_I2C0_PCLK, i2c0_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(1), 0); +ATLANTIS_GATE_DEFINE(CLK_I2C1_PCLK, i2c1_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(2), 0); +ATLANTIS_GATE_DEFINE(CLK_I2C2_PCLK, i2c2_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(3), 0); +ATLANTIS_GATE_DEFINE(CLK_I2C3_PCLK, i2c3_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(4), 0); +ATLANTIS_GATE_DEFINE(CLK_I2C4_PCLK, i2c4_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(5), 0); + +ATLANTIS_GATE_DEFINE(CLK_UART0_PCLK, uart0_pclk, nocc_div4_clk, LSIO_BLK_C= G_REG, + BIT(6), 0); +ATLANTIS_GATE_DEFINE(CLK_UART1_PCLK, uart1_pclk, nocc_div4_clk, LSIO_BLK_C= G_REG, + BIT(7), 0); +ATLANTIS_GATE_DEFINE(CLK_UART2_PCLK, uart2_pclk, nocc_div4_clk, LSIO_BLK_C= G_REG, + BIT(8), 0); +ATLANTIS_GATE_DEFINE(CLK_UART3_PCLK, uart3_pclk, nocc_div4_clk, LSIO_BLK_C= G_REG, + BIT(9), 0); +ATLANTIS_GATE_DEFINE(CLK_UART4_PCLK, uart4_pclk, nocc_div4_clk, LSIO_BLK_C= G_REG, + BIT(10), 0); +ATLANTIS_GATE_DEFINE(CLK_SPI0_PCLK, spi0_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(11), 0); +ATLANTIS_GATE_DEFINE(CLK_SPI1_PCLK, spi1_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(12), 0); +ATLANTIS_GATE_DEFINE(CLK_SPI2_PCLK, spi2_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(13), 0); +ATLANTIS_GATE_DEFINE(CLK_SPI3_PCLK, spi3_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(14), 0); +ATLANTIS_GATE_DEFINE(CLK_GPIO_PCLK, gpio_pclk, nocc_div4_clk, LSIO_BLK_CG_= REG, + BIT(15), 0); + +static unsigned int refcnt_can0; +ATLANTIS_GATE_SHARED_DEFINE(CLK_CAN0_HCLK, can0_hclk, nocc_div2_clk, + LSIO_BLK_CG_REG, BIT(17), &refcnt_can0, 0); +ATLANTIS_GATE_SHARED_DEFINE(CLK_CAN0_CLK, can0_clk, nocc_can_div, + LSIO_BLK_CG_REG, BIT(17), &refcnt_can0, 0); + +static unsigned int refcnt_can1; +ATLANTIS_GATE_SHARED_DEFINE(CLK_CAN1_HCLK, can1_hclk, nocc_div2_clk, + LSIO_BLK_CG_REG, BIT(18), &refcnt_can1, 0); +ATLANTIS_GATE_SHARED_DEFINE(CLK_CAN1_CLK, can1_clk, nocc_can_div, + LSIO_BLK_CG_REG, BIT(18), &refcnt_can1, 0); + +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_CAN0_TIMER_CLK, can0_timer_clk, + nocc_rtc_clk, 1, 1, 0); +ATLANTIS_CLK_FIXED_FACTOR_DEFINE(CLK_CAN1_TIMER_CLK, can1_timer_clk, + nocc_rtc_clk, 1, 1, 0); + +static struct clk_hw *atlantis_rcpu_clks[] =3D { + [CLK_RCPU_PLL] =3D &rcpu_pll_clk.common.hw, + [CLK_RCPU_ROOT] =3D &rcpu_root_mux.common.hw, + [CLK_RCPU_DIV2] =3D &rcpu_div2_clk.common.hw, + [CLK_RCPU_DIV4] =3D &rcpu_div4_clk.common.hw, + [CLK_RCPU_RTC] =3D &rcpu_rtc_clk.common.hw, + [CLK_SMNDMA0_ACLK] =3D &smndma0_aclk.common.hw, + [CLK_SMNDMA1_ACLK] =3D &smndma1_aclk.common.hw, + [CLK_WDT0_PCLK] =3D &wdt0_pclk.common.hw, + [CLK_WDT1_PCLK] =3D &wdt1_pclk.common.hw, + [CLK_TIMER_PCLK] =3D &timer_pclk.common.hw, + [CLK_PVTC_PCLK] =3D &pvtc_pclk.common.hw, + [CLK_PMU_PCLK] =3D &pmu_pclk.common.hw, + [CLK_MAILBOX_HCLK] =3D &mb_hclk.common.hw, + [CLK_SEC_SPACC_HCLK] =3D &sec_spacc_hclk.common.hw, + [CLK_SEC_OTP_HCLK] =3D &sec_otp_hclk.common.hw, + [CLK_TRNG_PCLK] =3D &trng_pclk.common.hw, + [CLK_SEC_CRC_HCLK] =3D &sec_crc_hclk.common.hw, + [CLK_SMN_HCLK] =3D &rcpu_smn_hclk.common.hw, + [CLK_AHB0_HCLK] =3D &rcpu_ahb0_hclk.common.hw, + [CLK_SMN_PCLK] =3D &rcpu_smn_pclk.common.hw, + [CLK_SMN_CLK] =3D &rcpu_smn_clk.common.hw, + [CLK_SCRATCHPAD_CLK] =3D &rcpu_scratchpad_aclk.common.hw, + [CLK_RCPU_CORE_CLK] =3D &rcpu_core_clk.common.hw, + [CLK_RCPU_ROM_CLK] =3D &rcpu_rom_aclk.common.hw, + [CLK_OTP_LOAD_CLK] =3D &otp_load_clk.common.hw, + [CLK_NOC_PLL] =3D &nocc_pll_clk.common.hw, + [CLK_NOCC_CLK] =3D &nocc_clk_mux.common.hw, + [CLK_NOCC_DIV2] =3D &nocc_div2_clk.common.hw, + [CLK_NOCC_DIV4] =3D &nocc_div4_clk.common.hw, + [CLK_NOCC_RTC] =3D &nocc_rtc_clk.common.hw, + [CLK_NOCC_CAN] =3D &nocc_can_div.common.hw, + [CLK_QSPI_SCLK] =3D &qspi_sclk.common.hw, + [CLK_QSPI_HCLK] =3D &qspi_hclk.common.hw, + [CLK_I2C0_PCLK] =3D &i2c0_pclk.common.hw, + [CLK_I2C1_PCLK] =3D &i2c1_pclk.common.hw, + [CLK_I2C2_PCLK] =3D &i2c2_pclk.common.hw, + [CLK_I2C3_PCLK] =3D &i2c3_pclk.common.hw, + [CLK_I2C4_PCLK] =3D &i2c4_pclk.common.hw, + [CLK_UART0_PCLK] =3D &uart0_pclk.common.hw, + [CLK_UART1_PCLK] =3D &uart1_pclk.common.hw, + [CLK_UART2_PCLK] =3D &uart2_pclk.common.hw, + [CLK_UART3_PCLK] =3D &uart3_pclk.common.hw, + [CLK_UART4_PCLK] =3D &uart4_pclk.common.hw, + [CLK_SPI0_PCLK] =3D &spi0_pclk.common.hw, + [CLK_SPI1_PCLK] =3D &spi1_pclk.common.hw, + [CLK_SPI2_PCLK] =3D &spi2_pclk.common.hw, + [CLK_SPI3_PCLK] =3D &spi3_pclk.common.hw, + [CLK_GPIO_PCLK] =3D &gpio_pclk.common.hw, + [CLK_CAN0_HCLK] =3D &can0_hclk.common.hw, + [CLK_CAN0_CLK] =3D &can0_clk.common.hw, + [CLK_CAN1_HCLK] =3D &can1_hclk.common.hw, + [CLK_CAN1_CLK] =3D &can1_clk.common.hw, + [CLK_CAN0_TIMER_CLK] =3D &can0_timer_clk.common.hw, + [CLK_CAN1_TIMER_CLK] =3D &can1_timer_clk.common.hw, +}; + +static const struct atlantis_prcm_data atlantis_prcm_rcpu_data =3D { + .hws =3D atlantis_rcpu_clks, + .num =3D ARRAY_SIZE(atlantis_rcpu_clks), + .reset_name =3D "rcpu-reset" +}; + +static int atlantis_prcm_clocks_register(struct device *dev, + struct atlantis_prcm *prcm, + const struct atlantis_prcm_data *data) +{ + struct regmap *regmap =3D prcm->regmap; + struct clk_hw_onecell_data *clk_data; + int i, ret; + size_t num_clks =3D data->num; + + clk_data =3D devm_kzalloc(dev, struct_size(clk_data, hws, data->num), + GFP_KERNEL); + if (!clk_data) + return -ENOMEM; + + prcm->clk_data =3D clk_data; + + for (i =3D 0; i < data->num; i++) { + struct clk_hw *hw =3D data->hws[i]; + const char *name =3D hw->init->name; + struct atlantis_clk_common *common =3D + hw_to_atlantis_clk_common(hw); + common->regmap =3D regmap; + + ret =3D devm_clk_hw_register(dev, hw); + + if (ret) { + dev_err(dev, "Cannot register clock %d - %s\n", i, + name); + return ret; + } + + clk_data->hws[common->clkid] =3D hw; + } + + clk_data->num =3D num_clks; + + ret =3D devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, clk_data); + if (ret) + dev_err(dev, "failed to add clock hardware provider (%d)\n", + ret); + + return ret; +} + +static void atlantis_cadev_release(struct device *dev) +{ + struct auxiliary_device *adev =3D to_auxiliary_dev(dev); + + kfree(to_atlantis_prcm_adev(adev)); +} + +static void atlantis_adev_unregister(void *data) +{ + struct auxiliary_device *adev =3D data; + + auxiliary_device_delete(adev); + auxiliary_device_uninit(adev); +} + +static int atlantis_prcm_adev_register(struct device *dev, + struct atlantis_prcm *prcm, + const struct atlantis_prcm_data *data, + const char *adev_name) +{ + struct atlantis_prcm_adev *cadev; + struct auxiliary_device *adev; + int ret; + + cadev =3D kzalloc(sizeof(*cadev), GFP_KERNEL); + if (!cadev) + return -ENOMEM; + + cadev->regmap =3D prcm->regmap; + + adev =3D &cadev->adev; + adev->name =3D adev_name; + adev->dev.parent =3D dev; + adev->dev.release =3D atlantis_cadev_release; + adev->dev.of_node =3D dev->of_node; + + ret =3D auxiliary_device_init(adev); + if (ret) + goto err_free_cadev; + + ret =3D auxiliary_device_add(adev); + if (ret) { + auxiliary_device_uninit(adev); + return ret; + } + + return devm_add_action_or_reset(dev, atlantis_adev_unregister, adev); + +err_free_cadev: + kfree(cadev); + + return ret; +} +static int atlantis_prcm_probe(struct platform_device *pdev) +{ + const struct atlantis_prcm_data *data; + struct device *dev =3D &pdev->dev; + int ret; + + struct atlantis_prcm *prcm =3D devm_kzalloc(dev, sizeof(*prcm), GFP_KERNE= L); + + if (!prcm) + return -ENOMEM; + + prcm->dev =3D dev; + + prcm->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(prcm->base)) + return dev_err_probe(dev, PTR_ERR(prcm->base), + "Failed to map registers\n"); + + prcm->regmap =3D devm_regmap_init_mmio(dev, prcm->base, + &atlantis_prcm_regmap_config); + if (IS_ERR(prcm->regmap)) + return dev_err_probe(dev, PTR_ERR(prcm->regmap), + "Failed to init regmap\n"); + + data =3D of_device_get_match_data(dev); + + ret =3D atlantis_prcm_clocks_register(dev, prcm, data); + if (ret) + return dev_err_probe(dev, ret, "failed to register clocks\n"); + + ret =3D atlantis_prcm_adev_register(dev, prcm, data, data->reset_name); + if (ret) + return dev_err_probe(dev, ret, "failed to register resets\n"); + + return 0; +} + +static const struct of_device_id atlantis_prcm_of_match[] =3D { + { + .compatible =3D "tenstorrent,atlantis-prcm-rcpu", + .data =3D &atlantis_prcm_rcpu_data, + }, + {} + +}; +MODULE_DEVICE_TABLE(of, atlantis_prcm_of_match); + +static struct platform_driver atlantis_prcm_driver =3D { + .probe =3D atlantis_prcm_probe, + .driver =3D { + .name =3D "atlantis-prcm", + .of_match_table =3D atlantis_prcm_of_match, + }, +}; +module_platform_driver(atlantis_prcm_driver); + +MODULE_DESCRIPTION("Tenstorrent Atlantis PRCM Clock Controller Driver"); +MODULE_AUTHOR("Anirudh Srinivasan "); +MODULE_LICENSE("GPL"); diff --git a/include/soc/tenstorrent/atlantis-prcm.h b/include/soc/tenstorr= ent/atlantis-prcm.h index 841516cbefd9..ff2c6a7c9a62 100644 --- a/include/soc/tenstorrent/atlantis-prcm.h +++ b/include/soc/tenstorrent/atlantis-prcm.h @@ -21,6 +21,17 @@ to_atlantis_prcm_adev(struct auxiliary_device *adev) return container_of(adev, struct atlantis_prcm_adev, adev); } =20 +/* RCPU Clock Register Offsets */ +#define RCPU_PLL_CFG_REG 0x0000 +#define RCPU_NOCC_PLL_CFG_REG 0x0004 +#define RCPU_NOCC_CLK_CFG_REG 0x0008 +#define RCPU_DIV_CFG_REG 0x000C +#define RCPU_BLK_CG_REG 0x0014 +#define LSIO_BLK_CG_REG 0x0018 +#define PLL_RCPU_EN_REG 0x011c +#define PLL_NOCC_EN_REG 0x0120 +#define BUS_CG_REG 0x01FC + /* RCPU Reset Register Offsets */ #define RCPU_BLK_RST_REG 0x001c #define LSIO_BLK_RST_REG 0x0020 @@ -28,4 +39,20 @@ to_atlantis_prcm_adev(struct auxiliary_device *adev) #define PCIE_SUBS_RST_REG 0x0000 #define MM_RSTN_REG 0x0014 =20 +/* PLL Bit Definitions */ +#define PLL_CFG_EN_BIT BIT(0) +#define PLL_CFG_BYPASS_BIT BIT(1) +#define PLL_CFG_REFDIV_MASK GENMASK(7, 2) +#define PLL_CFG_REFDIV_SHIFT 2 +#define PLL_CFG_POSTDIV1_MASK GENMASK(10, 8) +#define PLL_CFG_POSTDIV1_SHIFT 8 +#define PLL_CFG_POSTDIV2_MASK GENMASK(13, 11) +#define PLL_CFG_POSTDIV2_SHIFT 11 +#define PLL_CFG_FBDIV_MASK GENMASK(25, 14) +#define PLL_CFG_FBDIV_SHIFT 14 +#define PLL_CFG_LKDT_BIT BIT(30) +#define PLL_CFG_LOCK_BIT BIT(31) +#define PLL_LOCK_TIMEOUT_US 1000 +#define PLL_BYPASS_WAIT_US 500 + #endif --=20 2.43.0