From nobody Tue Feb 10 01:30:59 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 941CD37F0FD for ; Thu, 29 Jan 2026 09:11:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769677877; cv=none; b=P+egOZNmtBsjSs8gh8ez+xCnBlHkfuoeCRO9T5/CtB7UVTtHHkHbW5iYzK4BzoYowFWmasb57HgKXkC37qPS5dXCaW0CkhfMeItzY75+yhfpsPbE4JpnFSXEZQco3Qor/M9d98vQv3YC/Cl25fE89ZIG4zDM8orR9PIHzJcsQmY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769677877; c=relaxed/simple; bh=9736Q1c5UPkbPCgTxA+3Cri6nfDIyGp2aLifbmZ9cpk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eqJgmrV7Gs8Yj5rrqMqvEMuCyOS6Iy4iiaK83pEdZit7V8Pdw5pHDEGrzofrCLKW9Sct+4Gcyub3bkGIbTF2JIs75r7ceTBq9hXKwujKm877Ry7AGs5RYk39/Wg2irMc1OaHPDidR+scD9r4g+XNTu/BtEK5xhBBkbMLPGP5aPM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QqidqTCx; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QqidqTCx" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-48068ed1eccso6702925e9.2 for ; Thu, 29 Jan 2026 01:11:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769677874; x=1770282674; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pNHC7BZwLEWIAkvOqNMf9oTfVeweCY3nyHbRwQRrLe0=; b=QqidqTCxEAA4I+p1Y9Gjs+uTCmxID7oiiYScwmgYJY9vZBNLSE2xtEOlkqlzESVXUd 6GUp+6UlFAR4+ui6xfIy4qh83k8Hg8rpXcz5lU/LfFgmeP9zrfzzL37kbNI4/3WZ6ZOJ dwmsjqT7VutBSwrZU4TZRdOhC5KWtjVf/aiVOVjQDbv6sQTe0H5yTpG3BL2nHsG+vJNe 6ol74HCrH1VWySMitvDnduOuxenokU+bvliMIsMqLgZIaBMrCHilceonPCbf8BfEda6n JX+2rviTNA98XtVrX1swefeVjFLFl2MSu3z22JM9hEHwYAGGGKOb92dknSvrcaeo4prO sqKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769677874; x=1770282674; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=pNHC7BZwLEWIAkvOqNMf9oTfVeweCY3nyHbRwQRrLe0=; b=Ud+enk0txqlM/A+Kk86ffMMRCafGbaEkzb8xX/YXt0SOSQ+Viwb0qBsTv87MNCZeJL oxlFTpyaionR8aFF6+U3t1Za2mAXTQRdu0ngJK4SS/gN2AANvu1QR+Peb2480O34X3Dc //yonwgQ65xr9m3XyJnxIppwC9BQNA83z/fQGg+doCvFR7seeMxbtiu3ueJdykd64soC S/hc2UsoZxSLq5HVt8KD4AboIbucdCNz0h0Sl9aiPr3G4rICLd2FqUbwFErArDcKkM8+ /KjXaOIdmjuJN4fV1g8rzzFC5gyly3fYyNDB6AzaD6rNq25PBNfz7wo89ZmpzjyIuun/ IwDg== X-Forwarded-Encrypted: i=1; AJvYcCUs7IKb3W3B2szNcczGK/dBYF7MiQoXX/LoanQEa+10oUgwehdQF5jAUBKywl7xTcMgOSyQhSAIk13WjsE=@vger.kernel.org X-Gm-Message-State: AOJu0YzQRJwZpWmtjz9lwlU9lltb+AnTDwGF6aNCP1WWEP2xbhlyeoOp Etmik4BQr3ySliNazKVwOk4tfrFYNoWrPV2HXz7Pdz2LU9SCLYr2YRfOonrJqQ== X-Gm-Gg: AZuq6aK8rXR6B3QPsQZqA6++KZmjA2+cS7LXgyzL9K18Hdxi45MhJ3cZfbsT121J5DO hOIJqIqX4ocVJSGTrEvQzTOdK0e6+LjvK7kfAdoh6uMCXYzTbqCVgsQGDak/CFlZwicUH1532aV 1qhOc+6Hs78OLanlk0QWZhhJneyNUwZZaPGiWbpU3zdiCD7X32pNuoqIoiumU35t94tAdNJsF4F KdzOuxZ2+lLuTrYKodxkCUSKDX1PrAbRloQFIpCA/CuFIKcHFYjYdnRXcfnp4LJiDtgQESMP2S1 lOVj+LNMERgAQar7QXle2hRLPhWX601TvFm1nswW8C+Ce22PAGBBv3UzjaDCjVEzjD6QRrGGddW P8CAjAS3wtVzSwV7oMTetFEzHk5zlLIPq8Px87qU5UyclsnvF04T/8IDFjbkJtHhtm8/EEULFVn x1cfUy8+fmE56rXqrH X-Received: by 2002:a05:600c:5395:b0:477:c478:46d7 with SMTP id 5b1f17b1804b1-48069c55751mr102965605e9.22.1769677873398; Thu, 29 Jan 2026 01:11:13 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:5792:2065:403:a80b]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48066be77b5sm175338875e9.2.2026.01.29.01.11.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Jan 2026 01:11:13 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Linus Walleij Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 5/9] pinctrl: renesas: rzg2l: Add OEN support for RZ/G3L Date: Thu, 29 Jan 2026 09:10:56 +0000 Message-ID: <20260129091108.95277-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260129091108.95277-1-biju.das.jz@bp.renesas.com> References: <20260129091108.95277-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add support for configuring the ETH_MODE register on the RZ/G3L SoC to enable output-enable control for specific pins. On this SoC, certain pins such as P{B,E}1_ISO need to support switching between input and output modes depending on the PHY interface mode (e.g., RMII vs RGMII). This functionality maps to the 'output-enable' property in the device tree and requires explicit control via the ETH_MODE register. Signed-off-by: Biju Das --- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/rene= sas/pinctrl-rzg2l.c index cf7f9c2e37f8..5e3e56e32cea 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -1198,6 +1198,23 @@ static int rzg2l_write_oen(struct rzg2l_pinctrl *pct= rl, unsigned int _pin, u8 oe return 0; } =20 +static int rzg3l_pin_to_oen_bit(struct rzg2l_pinctrl *pctrl, unsigned int = _pin) +{ + u64 *pin_data =3D pctrl->desc.pins[_pin].drv_data; + u8 port, pin; + + if (*pin_data & RZG2L_SINGLE_PIN) + return -EINVAL; + + pin =3D RZG2L_PIN_ID_TO_PIN(_pin); + if (pin !=3D pctrl->data->hwcfg->oen_max_pin) + return -EINVAL; + + port =3D RZG2L_PIN_ID_TO_PORT(_pin); + + return (port =3D=3D pctrl->data->hwcfg->oen_max_port) ? 1 : 0; +} + static int rzg3s_pin_to_oen_bit(struct rzg2l_pinctrl *pctrl, unsigned int = _pin) { u64 *pin_data =3D pctrl->desc.pins[_pin].drv_data; --=20 2.43.0