From nobody Sun Feb 8 03:58:20 2026 Received: from OS8PR02CU002.outbound.protection.outlook.com (mail-japanwestazon11022102.outbound.protection.outlook.com [40.107.75.102]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 854F62D6E55; Thu, 29 Jan 2026 07:00:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.75.102 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769670054; cv=fail; b=KkdeBK6abmjAMzBw3Eq0Ad/jrLlazG97CTdf3a6GhhQWmI6dtdz39Fkkm1O2xcaYtaNdw0+/rNWzizfEwP7jYzJaJw52F5wC/JmzrFFPdh3VwDxkeQ8d1dullWWaog19J3C0IWrpYdLP8TosqdJHw9V9iH1xfbo+XyXP1z8Zobw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769670054; c=relaxed/simple; bh=Rp/QUJYRxvdLRPuII9uetdnx/NSmWF2RA7bjZLnbPvw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VgIvg1MYawKh9i+yURttkdwk4uaC4LCma34OJ9M+EULxLhtvuB5Pw1uymRarkJQ+aG+V2in2WH5Saww2Mck85Jj8IOLg+tHnsUuTkuEkvWgBEdhKbKHQ3Bw61CuNT/r4JEMTZybldIx3QM7iEv00WAKiNsDJTxE7REKapw773qE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=cixtech.com; spf=pass smtp.mailfrom=cixtech.com; arc=fail smtp.client-ip=40.107.75.102 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=cixtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cixtech.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JD63rKTBG7uu31nk0MdqGSGn0Sg7F9CB2T7BCITEfCMMzHmf+PXqGN62ebiBAEDJ615lXa/dLsnMomrAM+JiYZehvi4M8dVuYDEDsoZaX86tBtAt9abqF2c4Non4NaHNpmiAVoDqH9+fVqXTqZuwTimGAKKLAuJsUXG9RgDN1tyy20zfmmGJjURt1d5RL/RoFcCLWfGooCWwM2kfemSboKmA8dcVZHu0FKtthvBNvo+EZQqYpoy23w8SyiqylblMFw0DhTD2Ch+GaHhgGKWVs2intqiVduqVA4+IFmgpp3MrA9R/bz2P7xUH74J86ORXEkyruIUfMu8z5FRu5GFE+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6kV1cWyFdjfSC3J1yPjbHH76dddpbayFQUk0RdnP0sI=; b=E9M0AusCVZx1sZN3KFgWxgKsjIFQ/0ZYdWaci8nDFSo4onBrG0VumIWIVsVBcoP7LLSOz1WxMe6i6zLKnRcUN4tHI4TxJHgXfXjSFCgDRRbAGs2cdOWGSycq5AczCDhLhonZ0im+sVpfWJq5VTHQdUntA7v2fnNPPMqMWy3csXcFOGJ8Ww9KM4k0CBsQYpdHMd6OLuBqdtumWbCAwpMZTSox4bbUH61JdOlH4lhUrDtC/C1Kr6mtThYNYTlhj4yFATth3e8pibjta42RVJMn5cEMlNSTcA1NuTyhuJHCF27mfyGJOkRuz2HVJvpFXqkTxp7xTeCp1taNSAYHJDFJZA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 222.71.101.198) smtp.rcpttodomain=cixtech.com smtp.mailfrom=cixtech.com; dmarc=bestguesspass action=none header.from=cixtech.com; dkim=none (message not signed); arc=none (0) Received: from PS2PR01CA0051.apcprd01.prod.exchangelabs.com (2603:1096:300:57::15) by SEYPR06MB6084.apcprd06.prod.outlook.com (2603:1096:101:d9::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9564.7; Thu, 29 Jan 2026 07:00:48 +0000 Received: from TY2PEPF0000AB85.apcprd03.prod.outlook.com (2603:1096:300:57:cafe::b7) by PS2PR01CA0051.outlook.office365.com (2603:1096:300:57::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9564.8 via Frontend Transport; Thu, 29 Jan 2026 07:00:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 222.71.101.198) smtp.mailfrom=cixtech.com; dkim=none (message not signed) header.d=none;dmarc=bestguesspass action=none header.from=cixtech.com; Received-SPF: Pass (protection.outlook.com: domain of cixtech.com designates 222.71.101.198 as permitted sender) receiver=protection.outlook.com; client-ip=222.71.101.198; helo=smtprelay.cixcomputing.com; pr=C Received: from smtprelay.cixcomputing.com (222.71.101.198) by TY2PEPF0000AB85.mail.protection.outlook.com (10.167.253.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9564.3 via Frontend Transport; Thu, 29 Jan 2026 07:00:47 +0000 Received: from localhost.localdomain (unknown [172.16.64.196]) by smtprelay.cixcomputing.com (Postfix) with ESMTPSA id DAAA34350715; Thu, 29 Jan 2026 15:00:46 +0800 (CST) From: Gary Yang To: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, peter.chen@cixtech.com Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, cix-kernel-upstream@cixtech.com, Gary Yang Subject: [PATCH v5 1/3] dt-bindings: reset: add sky1 reset controller Date: Thu, 29 Jan 2026 15:00:44 +0800 Message-ID: <20260129070046.2601503-2-gary.yang@cixtech.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20260129070046.2601503-1-gary.yang@cixtech.com> References: <20260129070046.2601503-1-gary.yang@cixtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: TY2PEPF0000AB85:EE_|SEYPR06MB6084:EE_ X-MS-Office365-Filtering-Correlation-Id: 9bf1e957-1397-4b55-bccc-08de5f0421ec X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|1800799024|82310400026|36860700013|13003099007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?3CM3mBU0OvDTzBE3qObQ+W4PGTEWzU+4QZWPIlBt9ttVvzTkxbl57x3OpF00?= =?us-ascii?Q?IG/MysDzWAUqBHP+Urk7rMzYigMMPGErlbFN8MiyTM5htaMTwoL6gRFFbPNF?= =?us-ascii?Q?LGd4o2g//Q4Z8CECmA/UT1e7sPTqRFjlMcrbrwSg5maNFo8dpS5RUWe3IZQ+?= =?us-ascii?Q?ipOvFUfg0TfdFHkqxzXwMl7+V4n7RdGOiUARTUe1V4OeFcbJCczVmOZaDOIO?= =?us-ascii?Q?+BPg0zSsHVLkRpo/mGiMiXG9Pl18GCl5U4K4nrwkCqWTjJYV9PA9OfGoh06o?= =?us-ascii?Q?alPAEyeG1zSdhbtt1smzMRT2Pt6bDTtJkb93MQjYmNrhnbtdDneiQL0ULtch?= =?us-ascii?Q?Ajmo5lTD2ajexNF6rCZbox4WiPYXW3oCfhRGtytbvh4nPCzlTw6H3oBjUCuS?= =?us-ascii?Q?j9FX3teAmOI5SpQVFJZjBQygZBVRXTA3UakeI9ou172rKVe1cwq8rh2euFJo?= =?us-ascii?Q?/GX6o5FvIsWOg5cTe6UE8O+L8SCVrRLScTR1q5FF28XnTlrO2FWCiXlWFub0?= =?us-ascii?Q?7s2sAtdLyDsaiKjqAoAFQKb0e0dwtWlczsFT0KMwt9lpKLxuEw0CZKnFIiB7?= =?us-ascii?Q?I8L2zgbN0KgXgbcj+CLnQIESPlzP5+P1ESSUfCYZ9DQvYnziQEqpGoQClRE+?= =?us-ascii?Q?IWWUyBLvVUNbO0zowlZRMe0LTwkYL3eyx7DZTONei2F/vpKPpL/UJ0HYq+df?= =?us-ascii?Q?fq8hRDYc7s11+eeTk0qV412rOh9mvrvwScR/8iME4YXZlrQj38zOf8oxjiI3?= =?us-ascii?Q?pma0eUXU7I24w9+D2D1mE3/qASHj0Spo4K09dy5oQ9reDdPzRhn/fwy0pMF1?= =?us-ascii?Q?j+ZE5N+DyY21zpsySCGq6MIe2PSumCj5vLnKB+gwIYaTdE2CkgnCAnKKVHNf?= =?us-ascii?Q?8u7vqGG84v8H8AoSShRpuYENsVLVG225J+7b9uX3FjB65lJg+3335CgTdIDc?= =?us-ascii?Q?HuGSNHFsuxHEZsD+vvIc1r6QV8adU9hmu6UsUzjYYc2XfswYSpjLjuoAKNIo?= =?us-ascii?Q?LklsrjV8TjmVsrRmvjGevc86/1gc05KWSL8t8jFpNtBcW24d2xIwiBFbVrKx?= =?us-ascii?Q?Vy6nvHis2yEozmPjSUiPy+5Tp5YobDyiPK3+h7VbF5qF4KR+hgBeRLFFzHHb?= =?us-ascii?Q?baPOG6GDupQDjpEh1/noMRKXP+CC79hv39bBqwltxSOwZI1VRShq1wFY7VIc?= =?us-ascii?Q?iK+yl+6Ez+D3lEKmLIuZmmB0okqL+n9jnPgt4NRgehnL2w0rqgrTM9ETvBxq?= =?us-ascii?Q?86mTzRG6ZyWWfZXrrnZXOSh3OzU2CXFrPPPQaOaZ5yFnoIajdhxsaLvCuf7Y?= =?us-ascii?Q?Bgobeitmb7Dh8RMAhEaRuEcDNqpb7AyLqqKX5wPWXYIvnmWR5dw4q1RCM33h?= =?us-ascii?Q?WaVDivUbzle4Kp2BvGT+ya3cygsLwML08wwyTCRmGWDSY3PxUN/uKPzvtyeH?= =?us-ascii?Q?y4Zuu41dB4UlQvKBXAcJeqlhs/GEhv2QPXJX8i7zKnatIl61XeGE62D6gAB2?= =?us-ascii?Q?aH8ddfm3TDMEZlCSYv4D3MZvdBLQ8Dr5s4pPv25q0eP/0VRhiKImXYZGUMEI?= =?us-ascii?Q?dAqzOpl3fYhwqVLrPYCgn/e0nd+ZX6VqK9wVUp03Y3PGN02hLyuPmhZmyLXz?= =?us-ascii?Q?nC6yrPEbluSu01Fy2aj0HHo=3D?= X-Forefront-Antispam-Report: CIP:222.71.101.198;CTRY:CN;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:smtprelay.cixcomputing.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013)(13003099007);DIR:OUT;SFP:1102; X-OriginatorOrg: cixtech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jan 2026 07:00:47.9593 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9bf1e957-1397-4b55-bccc-08de5f0421ec X-MS-Exchange-CrossTenant-Id: 0409f77a-e53d-4d23-943e-ccade7cb4811 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0409f77a-e53d-4d23-943e-ccade7cb4811;Ip=[222.71.101.198];Helo=[smtprelay.cixcomputing.com] X-MS-Exchange-CrossTenant-AuthSource: TY2PEPF0000AB85.apcprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SEYPR06MB6084 Content-Type: text/plain; charset="utf-8" There are two reset controllers on Cix sky1 Soc. One is located in S0 domain, and the other is located in S0 and S5 domain. Signed-off-by: Gary Yang Signed-off-by: Peter Chen --- .../bindings/reset/cix,sky1-rst.yaml | 41 +++++ .../soc/cix/cix,sky1-system-controller.yaml | 48 +++++ include/dt-bindings/reset/cix,sky1-rst-fch.h | 42 +++++ include/dt-bindings/reset/cix,sky1-rst.h | 164 ++++++++++++++++++ 4 files changed, 295 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/cix,sky1-rst.ya= ml create mode 100644 Documentation/devicetree/bindings/soc/cix/cix,sky1-syst= em-controller.yaml create mode 100644 include/dt-bindings/reset/cix,sky1-rst-fch.h create mode 100644 include/dt-bindings/reset/cix,sky1-rst.h diff --git a/Documentation/devicetree/bindings/reset/cix,sky1-rst.yaml b/Do= cumentation/devicetree/bindings/reset/cix,sky1-rst.yaml new file mode 100644 index 000000000000..b52791e2b18e --- /dev/null +++ b/Documentation/devicetree/bindings/reset/cix,sky1-rst.yaml @@ -0,0 +1,41 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/cix,sky1-rst.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: CIX Sky1 Reset Controller + +maintainers: + - Gary Yang + +description: | + CIX Sky1 reset controller can be used to reset various set of peripheral= s. + There are two reset controllers, one is located in S0 domain, the other + is located in S0 and S5 domain. + + See also: + - include/dt-bindings/reset/cix,sky1-rst.h + +properties: + compatible: + items: + - enum: + - cix,sky1-rst + - cix,sky1-rst-fch + + '#reset-cells': + const: 1 + +required: + - compatible + - '#reset-cells' + +additionalProperties: false + +examples: + - | + reset-controller { + compatible =3D "cix,sky1-rst"; + #reset-cells =3D <1>; + }; diff --git a/Documentation/devicetree/bindings/soc/cix/cix,sky1-system-cont= roller.yaml b/Documentation/devicetree/bindings/soc/cix/cix,sky1-system-con= troller.yaml new file mode 100644 index 000000000000..913e77fc522a --- /dev/null +++ b/Documentation/devicetree/bindings/soc/cix/cix,sky1-system-controller.= yaml @@ -0,0 +1,48 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/cix/cix,sky1-system-controller.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Cix Sky1 SoC system controller register region + +maintainers: + - Gary Yang + +description: + An wide assortment of registers of the system controller on Sky1 SoC, + including resets and usb. + +properties: + compatible: + items: + - enum: + - cix,sky1-system-controller + - cix,sky1-s5-system-controller + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + +patternProperties: + "^reset(-controller)?$": + type: object + $ref: /schemas/reset/cix,sky1-rst.yaml# + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + syscon@16000000 { + compatible =3D "cix,sky1-s5-system-controller", "syscon", "simple-mf= d"; + reg =3D <0x16000000 0x1000>; + reset-controller { + compatible =3D "cix,sky1-rst"; + #reset-cells =3D <1>; + }; + }; diff --git a/include/dt-bindings/reset/cix,sky1-rst-fch.h b/include/dt-bind= ings/reset/cix,sky1-rst-fch.h new file mode 100644 index 000000000000..8e67d7eb92aa --- /dev/null +++ b/include/dt-bindings/reset/cix,sky1-rst-fch.h @@ -0,0 +1,42 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* Author: Jerry Zhu */ +#ifndef DT_BINDING_RESET_FCH_SKY1_H +#define DT_BINDING_RESET_FCH_SKY1_H + +/* func reset for sky1 fch */ + +#define SW_I3C0_RST_FUNC_G_N 0 +#define SW_I3C0_RST_FUNC_I_N 1 +#define SW_I3C1_RST_FUNC_G_N 2 +#define SW_I3C1_RST_FUNC_I_N 3 +#define SW_UART0_RST_FUNC_N 4 +#define SW_UART1_RST_FUNC_N 5 +#define SW_UART2_RST_FUNC_N 6 +#define SW_UART3_RST_FUNC_N 7 +#define SW_TIMER_RST_FUNC_N 8 + +/* apb reset for sky1 fch */ +#define SW_I3C0_RST_APB_N 9 +#define SW_I3C1_RST_APB_N 10 +#define SW_DMA_RST_AXI_N 11 +#define SW_UART0_RST_APB_N 12 +#define SW_UART1_RST_APB_N 13 +#define SW_UART2_RST_APB_N 14 +#define SW_UART3_RST_APB_N 15 +#define SW_SPI0_RST_APB_N 16 +#define SW_SPI1_RST_APB_N 17 +#define SW_I2C0_RST_APB_N 18 +#define SW_I2C1_RST_APB_N 19 +#define SW_I2C2_RST_APB_N 20 +#define SW_I2C3_RST_APB_N 21 +#define SW_I2C4_RST_APB_N 22 +#define SW_I2C5_RST_APB_N 23 +#define SW_I2C6_RST_APB_N 24 +#define SW_I2C7_RST_APB_N 25 +#define SW_GPIO_RST_APB_N 26 + +/* fch rst for xspi */ +#define SW_XSPI_REG_RST_N 27 +#define SW_XSPI_SYS_RST_N 28 + +#endif diff --git a/include/dt-bindings/reset/cix,sky1-rst.h b/include/dt-bindings= /reset/cix,sky1-rst.h new file mode 100644 index 000000000000..2f0990922aad --- /dev/null +++ b/include/dt-bindings/reset/cix,sky1-rst.h @@ -0,0 +1,164 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* Author: Jerry Zhu */ +#ifndef DT_BINDING_RESET_SKY1_H +#define DT_BINDING_RESET_SKY1_H + +/* reset for csu_pm */ + +#define SKY1_CSU_PM_RESET_N 0 +#define SKY1_SENSORFUSION_RESET_N 1 +#define SKY1_SENSORFUSION_NOC_RESET_N 2 + +/* reset group0 for s0 domain modules */ +#define SKY1_DDRC_RESET_N 3 +#define SKY1_GIC_RESET_N 4 +#define SKY1_CI700_RESET_N 5 +#define SKY1_SYS_NI700_RESET_N 6 +#define SKY1_MM_NI700_RESET_N 7 +#define SKY1_PCIE_NI700_RESET_N 8 +#define SKY1_GPU_RESET_N 9 +#define SKY1_NPUTOP_RESET_N 10 +#define SKY1_NPUCORE0_RESET_N 11 +#define SKY1_NPUCORE1_RESET_N 12 +#define SKY1_NPUCORE2_RESET_N 13 +#define SKY1_VPU_RESET_N 14 +#define SKY1_ISP_SRESET_N 15 +#define SKY1_ISP_ARESET_N 16 +#define SKY1_ISP_HRESET_N 17 +#define SKY1_ISP_GDCRESET_N 18 +#define SKY1_DPU_RESET0_N 19 +#define SKY1_DPU_RESET1_N 20 +#define SKY1_DPU_RESET2_N 21 +#define SKY1_DPU_RESET3_N 22 +#define SKY1_DPU_RESET4_N 23 +#define SKY1_DP_RESET0_N 24 +#define SKY1_DP_RESET1_N 25 +#define SKY1_DP_RESET2_N 26 +#define SKY1_DP_RESET3_N 27 +#define SKY1_DP_RESET4_N 28 +#define SKY1_DP_PHY_RST_N 29 + +/* reset group1 for s0 domain modules */ +#define SKY1_AUDIO_HIFI5_RESET_N 30 +#define SKY1_AUDIO_HIFI5_NOC_RESET_N 31 +#define SKY1_CSIDPHY_PRST0_N 32 +#define SKY1_CSIDPHY_CMNRST0_N 33 +#define SKY1_CSI0_RST_N 34 +#define SKY1_CSIDPHY_PRST1_N 35 +#define SKY1_CSIDPHY_CMNRST1_N 36 +#define SKY1_CSI1_RST_N 37 +#define SKY1_CSI2_RST_N 38 +#define SKY1_CSI3_RST_N 39 +#define SKY1_CSIBRDGE0_RST_N 40 +#define SKY1_CSIBRDGE1_RST_N 41 +#define SKY1_CSIBRDGE2_RST_N 42 +#define SKY1_CSIBRDGE3_RST_N 43 +#define SKY1_GMAC0_RST_N 44 +#define SKY1_GMAC1_RST_N 45 +#define SKY1_PCIE0_RESET_N 46 +#define SKY1_PCIE1_RESET_N 47 +#define SKY1_PCIE2_RESET_N 48 +#define SKY1_PCIE3_RESET_N 49 +#define SKY1_PCIE4_RESET_N 50 + +/* reset group1 for usb phys */ +#define SKY1_USB_DP_PHY0_PRST_N 51 +#define SKY1_USB_DP_PHY1_PRST_N 52 +#define SKY1_USB_DP_PHY2_PRST_N 53 +#define SKY1_USB_DP_PHY3_PRST_N 54 +#define SKY1_USB_DP_PHY0_RST_N 55 +#define SKY1_USB_DP_PHY1_RST_N 56 +#define SKY1_USB_DP_PHY2_RST_N 57 +#define SKY1_USB_DP_PHY3_RST_N 58 +#define SKY1_USBPHY_SS_PST_N 59 +#define SKY1_USBPHY_SS_RST_N 60 +#define SKY1_USBPHY_HS0_PRST_N 61 +#define SKY1_USBPHY_HS1_PRST_N 62 +#define SKY1_USBPHY_HS2_PRST_N 63 +#define SKY1_USBPHY_HS3_PRST_N 64 +#define SKY1_USBPHY_HS4_PRST_N 65 +#define SKY1_USBPHY_HS5_PRST_N 66 +#define SKY1_USBPHY_HS6_PRST_N 67 +#define SKY1_USBPHY_HS7_PRST_N 68 +#define SKY1_USBPHY_HS8_PRST_N 69 +#define SKY1_USBPHY_HS9_PRST_N 70 + +/* reset group1 for usb controllers */ +#define SKY1_USBC_SS0_PRST_N 71 +#define SKY1_USBC_SS1_PRST_N 72 +#define SKY1_USBC_SS2_PRST_N 73 +#define SKY1_USBC_SS3_PRST_N 74 +#define SKY1_USBC_SS4_PRST_N 75 +#define SKY1_USBC_SS5_PRST_N 76 +#define SKY1_USBC_SS0_RST_N 77 +#define SKY1_USBC_SS1_RST_N 78 +#define SKY1_USBC_SS2_RST_N 79 +#define SKY1_USBC_SS3_RST_N 80 +#define SKY1_USBC_SS4_RST_N 81 +#define SKY1_USBC_SS5_RST_N 82 +#define SKY1_USBC_HS0_PRST_N 83 +#define SKY1_USBC_HS1_PRST_N 84 +#define SKY1_USBC_HS2_PRST_N 85 +#define SKY1_USBC_HS3_PRST_N 86 +#define SKY1_USBC_HS0_RST_N 87 +#define SKY1_USBC_HS1_RST_N 88 +#define SKY1_USBC_HS2_RST_N 89 +#define SKY1_USBC_HS3_RST_N 90 + +/* reset group0 for rcsu */ +#define SKY1_AUDIO_RCSU_RESET_N 91 +#define SKY1_CI700_RCSU_RESET_N 92 +#define SKY1_CSI_RCSU0_RESET_N 93 +#define SKY1_CSI_RCSU1_RESET_N 94 +#define SKY1_CSU_PM_RCSU_RESET_N 95 +#define SKY1_DDR_BROADCAST_RCSU_RESET_N 96 +#define SKY1_DDR_CTRL_RCSU_0_RESET_N 97 +#define SKY1_DDR_CTRL_RCSU_1_RESET_N 98 +#define SKY1_DDR_CTRL_RCSU_2_RESET_N 99 +#define SKY1_DDR_CTRL_RCSU_3_RESET_N 100 +#define SKY1_DDR_TZC400_RCSU_0_RESET_N 101 +#define SKY1_DDR_TZC400_RCSU_1_RESET_N 102 +#define SKY1_DDR_TZC400_RCSU_2_RESET_N 103 +#define SKY1_DDR_TZC400_RCSU_3_RESET_N 104 +#define SKY1_DP0_RCSU_RESET_N 105 +#define SKY1_DP1_RCSU_RESET_N 106 +#define SKY1_DP2_RCSU_RESET_N 107 +#define SKY1_DP3_RCSU_RESET_N 108 +#define SKY1_DP4_RCSU_RESET_N 109 +#define SKY1_DPU0_RCSU_RESET_N 110 +#define SKY1_DPU1_RCSU_RESET_N 111 +#define SKY1_DPU2_RCSU_RESET_N 112 +#define SKY1_DPU3_RCSU_RESET_N 113 +#define SKY1_DPU4_RCSU_RESET_N 114 +#define SKY1_DSU_RCSU_RESET_N 115 +#define SKY1_FCH_RCSU_RESET_N 116 +#define SKY1_GICD_RCSU_RESET_N 117 +#define SKY1_GMAC_RCSU_RESET_N 118 +#define SKY1_GPU_RCSU_RESET_N 119 +#define SKY1_ISP_RCSU0_RESET_N 120 +#define SKY1_ISP_RCSU1_RESET_N 121 +#define SKY1_NI700_MMHUB_RCSU_RESET_N 122 + +/* reset group1 for rcsu */ +#define SKY1_NPU_RCSU_RESET_N 123 +#define SKY1_NI700_PCIE_RCSU_RESET_N 124 +#define SKY1_PCIE_X421_RCSU_RESET_N 125 +#define SKY1_PCIE_X8_RCSU_RESET_N 126 +#define SKY1_SF_RCSU_RESET_N 127 +#define SKY1_RCSU_SMMU_MMHUB_RESET_N 128 +#define SKY1_RCSU_SMMU_PCIEHUB_RESET_N 129 +#define SKY1_RCSU_SYSHUB_RESET_N 130 +#define SKY1_NI700_SMN_RCSU_RESET_N 131 +#define SKY1_NI700_SYSHUB_RCSU_RESET_N 132 +#define SKY1_RCSU_USB2_HOST0_RESET_N 133 +#define SKY1_RCSU_USB2_HOST1_RESET_N 134 +#define SKY1_RCSU_USB2_HOST2_RESET_N 135 +#define SKY1_RCSU_USB2_HOST3_RESET_N 136 +#define SKY1_RCSU_USB3_TYPEA_DRD_RESET_N 137 +#define SKY1_RCSU_USB3_TYPEC_DRD_RESET_N 138 +#define SKY1_RCSU_USB3_TYPEC_HOST0_RESET_N 139 +#define SKY1_RCSU_USB3_TYPEC_HOST1_RESET_N 140 +#define SKY1_RCSU_USB3_TYPEC_HOST2_RESET_N 141 +#define SKY1_VPU_RCSU_RESET_N 142 + +#endif --=20 2.49.0