From nobody Mon Feb 9 21:37:27 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1B88E3793AC for ; Thu, 29 Jan 2026 06:28:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769668125; cv=none; b=Cl20OKT19+rpihUSGif/9kBOrAfre7zN/L37COLusrBNwbXD8Lpg8POOm76zYxk3rCMfDcLbn4R0/7kFZ4RBmyPKosK2LspKMALk21WoUMQ10ySWezVOMiu2r+HW/YzeethKX0w78cMIQFJGG41LaRNk/s9MsvYCAeQEeCIkcwo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769668125; c=relaxed/simple; bh=FB0pcXKrhC3z9dMN2P77FM4kA/5QFgLxVYcPCVyi2Lc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ZBZcAcSxkPWmNUdA+bQefNywiEn/NNh8ljh79V+BMYEoNuhU7Uq0oGZWh7kCRnI068Aiy0+X3+U+4BQewGN+F6NBCZxMvfaj0DHpzjWwpBrsKh6wmWmisSxnUpaZTjQpM/U1PBdH+UKPgmNDT/tzgzZYEKOi+q9bpidyW5JR8pU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KsIqRtez; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=F9Da+38B; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KsIqRtez"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="F9Da+38B" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60T2otwr1521378 for ; Thu, 29 Jan 2026 06:28:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=3NMW0FR1qhO cZDSBUwAeLpAcyB4W78vZQ8nf0I8VEso=; b=KsIqRtezEvbFDfjvIMKFCUTp+1V nVMCLxkKEKO0jh6LmXh/duKugT9ZBnD+jO9J8rZ1dojtr9b7+anlLyxocc4IYxNB VAhPC7g6PvKm+C1HPNTYoXhEhFSTjKW1eq4vygNlUYoyppA7tsxlU8UKhkMPL/6N 3fmGLzbXCXaOLnavJZg6JfApo+2+vtVzPbiby6Ju1i8Fr73zpP9+4zxjJQHf9VKX c+eLQRVUOyV1LT5ls0LAJYmfI7UjHnA7YbmjIwiTLzaxX190B6FKJW1pa32ItuuF GqB3jLx/GOn+msGMlBb78UXhA3X4jCxdmXeSO3TUJkhuoe9IHt6dGuTYxzA== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4byjxhu45a-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 29 Jan 2026 06:28:42 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-352c7924ebcso656303a91.3 for ; Wed, 28 Jan 2026 22:28:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769668122; x=1770272922; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3NMW0FR1qhOcZDSBUwAeLpAcyB4W78vZQ8nf0I8VEso=; b=F9Da+38Bezm5YmQsPdND8CcosP3i0U9cSTFCJWO2Y/Jrbig8hk1s7gIpTezL3p5UHR gx7S7xGalmMkkdlI6uDVS5X5zM0pOnXM1ZPoIgVl8/0Iuo+9FfFbK58abviyP+S9wCMY YUPmNHI7crQ/+PhxK4xWPlOy3AC4jFDeU85PjxZHiGCWMP9gIa81xuRZWSmwgX9oDLjt vGbjVEF/BLDbQbBbXGlOlc2H9vU1wLvn1a6LGeQNM1RVlFZldQJs8wE6u8h4aMDT3+rK oUuHOTTpGvnIUSxc0KDrj/KBv3cq6zhUqIi0asXSh6nKaziCzwex4bP6VDKTddsfIYBa GFGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769668122; x=1770272922; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=3NMW0FR1qhOcZDSBUwAeLpAcyB4W78vZQ8nf0I8VEso=; b=bRBGxiPhXnauzJYW/l8EFOnHZWJSFrJY1qFKgbJzwT8NvOMNP9wqnE2wKlXKfuVm35 mh3Syp7DNm4m0JogBy3Xrbk0WKmQSKHqbzRxD6Qot209GTC50NxYf1DrZT7GhSXhQjF7 fuJxiuAKNo3oqbuNJiXOD0mrNv2XWi2OPl/YHrqdV9C3xr7XobN4gQTWArlA/2VgNkbD cDkgCWZgVK1WOqc/T80gEzSf3uHS971qFYcOASFIJ0Xxe0GEiJTACESm0/yLqION6HDP QRmAZpFkfwhGOepfvFWdzYn9iGb30uJok64LLp05Qv5kTlhVqqo7ZtY4X2jxP2hlueG2 dhFA== X-Forwarded-Encrypted: i=1; AJvYcCVrqQVa/pArPuNoNEqN2Jh7zn11v0iKqfI8/lG15L57E6GHKp0u9t2DlygT6DLj2CdBvJV0ey5jGntv7qU=@vger.kernel.org X-Gm-Message-State: AOJu0YyvOCAPU/WsK8+QvXUzuRQjgasRsPpbzH2UzOTGWHHNQxLJFv8A tLOJKwFMWkoqhIE0wzdD5fwgaeobaMW9k/9LBu9lZLLOEQzVpC9gf4B1KMhm8fHOgowdAIR+ktD g+TqQ4bSp2tAWuzpqPAeJTv+RnPhpywS+q34PHVutCB62J7QC9Al5uhN35Bh4YuuQjFU= X-Gm-Gg: AZuq6aIMks4u5zfrxd1Wf+XXlqjX4aEx/O1iCu15rWmKYU6p23z6JOAZ59CELn7N6sy JSvCuClMc71BcIPfpqf0a0S4Arif1h031rKhdqfp0b701+l9jAkpiy4za3QNNEoz11gJ3P9bu0l QqTiA5jKRRSLtuy+mMcsmFpmVpOlRmFywsbRNrVJbReCoyNnXZQEYY+6gD8mZuPEQlfV1dIhnSw l5UHhEGsdDG8BDGBKoutjGgNCXVdBGdTsiD/Z6Zw+NJdTS+mKyRVunkMRujO/tgg2TMsAmjRz9S y81vug92QwTmP4kMEE95zIvDjZ3kBUm7HsE8vf3OI67Xq5KPi211jl6vCXntGbdJyMLBF7HoIHy FPco5+AK0I+ptRUtydzuISNxwEZmNI8jdXjJky7klpvJY+BRTT8su9MXqpMYcZeK67KGn8kgsw5 nPxBobdgMDMVy+mGhwMKGmZtwT9z8R4Axu7HJUL90= X-Received: by 2002:a17:90a:d2cf:b0:32e:5d87:8abc with SMTP id 98e67ed59e1d1-353feda6ee8mr6739331a91.36.1769668121564; Wed, 28 Jan 2026 22:28:41 -0800 (PST) X-Received: by 2002:a17:90a:d2cf:b0:32e:5d87:8abc with SMTP id 98e67ed59e1d1-353feda6ee8mr6739304a91.36.1769668121114; Wed, 28 Jan 2026 22:28:41 -0800 (PST) Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-353f612917csm7215943a91.8.2026.01.28.22.28.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 22:28:40 -0800 (PST) From: Varadarajan Narayanan To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Cc: sumit.garg@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, Varadarajan Narayanan , Konrad Dybcio Subject: [PATCH v3 2/4] arm64: dts: qcom: ipq9574-rdp433: Reorganize DTS to introduce eMMC support Date: Thu, 29 Jan 2026 11:58:23 +0530 Message-Id: <20260129062825.666457-3-varadarajan.narayanan@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260129062825.666457-1-varadarajan.narayanan@oss.qualcomm.com> References: <20260129062825.666457-1-varadarajan.narayanan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: XX5JzvwjzVMqPsUgsmROmvdpIHcO0HG6 X-Proofpoint-GUID: XX5JzvwjzVMqPsUgsmROmvdpIHcO0HG6 X-Authority-Analysis: v=2.4 cv=b9G/I9Gx c=1 sm=1 tr=0 ts=697afe1a cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=__n9Gvk54GoArngz-awA:9 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI5MDAzOCBTYWx0ZWRfX3/2Wlt232EqU 3b+fFu2pANP9hECjJO1NUe+amOp0b9gZJ3cxsHf4JKy9NNLIJbYjKrID4UvgBrBuT0krCUMhRJ2 z2fTkodnXqNYYtbmONjquFTjMLnH73pTJC8I3fFrc5F83cw+papfME+nP3wNydTcIFvMIw1Sw1e higWA7ZFxZtv1Ff8ePYqS11TXGyF5MolGx1S/NwKOSmPOGrU6QuuVCTgMjvcBkx66A49AF86SDP o1Unq0fA/0+Sy6iyTg5aGgQRpG85m/xYEV4RHcn4ZFGudQw8Y3Qeb/h/UbBxOf16GQJE+tfjEY/ VomoDKejImNuMEPRrvtoR9zHF5Of5vXhUaBAxXSuNkepNsV0B9txSRLCR4igFl19BuJcV/ai6rg magXdj9GJE2EVk8Ai1vgLGccoR2/+XrBV9P+m/KGIZNCdBVEriyBdtu5MtdEVieE4H7zsTJegoe YFVN5XMCHkAlBEpTHKg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-01-28_06,2026-01-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 suspectscore=0 bulkscore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 malwarescore=0 adultscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601290038 Content-Type: text/plain; charset="utf-8" The RDP433 has NAND and eMMC variants. Presently, only NAND variant is supported. To enable support for eMMC variant, move the common nodes from ipq9574-rdp433.dts to ipq9574-rdp433-common.dtsi. ipq9574-rdp433-common.dtsi will be included in rdp433 NAND and eMMC DT files. Reviewed-by: Konrad Dybcio Signed-off-by: Varadarajan Narayanan --- v3: Since qpic_nand is disabled in ipq9574-rdp-common.dtsi, enable it here. Add 'Reviewed-by: Konrad Dybcio' v2: Move common nodes into ipq9574-rdp433-common.dtsi Trim down ipq9574-rdp433.dts and #include rdp433-common.dtsi --- .../boot/dts/qcom/ipq9574-rdp433-common.dtsi | 121 ++++++++++++++++++ arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 113 +--------------- 2 files changed, 123 insertions(+), 111 deletions(-) create mode 100644 arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi b/arch/arm= 64/boot/dts/qcom/ipq9574-rdp433-common.dtsi new file mode 100644 index 000000000000..49c1b83bed10 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433-common.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * IPQ9574 RDP433 board device tree source + * + * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved. + * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +&pcie1_phy { + status =3D "okay"; +}; + +&pcie1 { + pinctrl-0 =3D <&pcie1_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 26 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 27 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie2_phy { + status =3D "okay"; +}; + +&pcie2 { + pinctrl-0 =3D <&pcie2_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 29 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 30 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&pcie3_phy { + status =3D "okay"; +}; + +&pcie3 { + pinctrl-0 =3D <&pcie3_default>; + pinctrl-names =3D "default"; + + perst-gpios =3D <&tlmm 32 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 33 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&tlmm { + + pcie1_default: pcie1-default-state { + clkreq-n-pins { + pins =3D "gpio25"; + function =3D "pcie1_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio26"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + output-low; + }; + + wake-n-pins { + pins =3D "gpio27"; + function =3D "pcie1_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; + + pcie2_default: pcie2-default-state { + clkreq-n-pins { + pins =3D "gpio28"; + function =3D "pcie2_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio29"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-down; + output-low; + }; + + wake-n-pins { + pins =3D "gpio30"; + function =3D "pcie2_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; + + pcie3_default: pcie3-default-state { + clkreq-n-pins { + pins =3D "gpio31"; + function =3D "pcie3_clk"; + drive-strength =3D <6>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio32"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-pull-up; + output-low; + }; + + wake-n-pins { + pins =3D "gpio33"; + function =3D "pcie3_wake"; + drive-strength =3D <6>; + bias-pull-up; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/= dts/qcom/ipq9574-rdp433.dts index 5a546a14998b..e3c446eedfb3 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts +++ b/ arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts @@ -8,124 +8,15 @@ =20 /dts-v1/; =20 -#include #include "ipq9574-rdp-common.dtsi" +#include "ipq9574-rdp433-common.dtsi" =20 / { model =3D "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7"; compatible =3D "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574"; }; =20 -&pcie1_phy { +&qpic_nand { status =3D "okay"; }; =20 -&pcie1 { - pinctrl-0 =3D <&pcie1_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 26 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 27 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&pcie2_phy { - status =3D "okay"; -}; - -&pcie2 { - pinctrl-0 =3D <&pcie2_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 29 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 30 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&pcie3_phy { - status =3D "okay"; -}; - -&pcie3 { - pinctrl-0 =3D <&pcie3_default>; - pinctrl-names =3D "default"; - - perst-gpios =3D <&tlmm 32 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 33 GPIO_ACTIVE_LOW>; - status =3D "okay"; -}; - -&tlmm { - - pcie1_default: pcie1-default-state { - clkreq-n-pins { - pins =3D "gpio25"; - function =3D "pcie1_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio26"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-down; - output-low; - }; - - wake-n-pins { - pins =3D "gpio27"; - function =3D "pcie1_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; - - pcie2_default: pcie2-default-state { - clkreq-n-pins { - pins =3D "gpio28"; - function =3D "pcie2_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio29"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-down; - output-low; - }; - - wake-n-pins { - pins =3D "gpio30"; - function =3D "pcie2_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; - - pcie3_default: pcie3-default-state { - clkreq-n-pins { - pins =3D "gpio31"; - function =3D "pcie3_clk"; - drive-strength =3D <6>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio32"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-pull-up; - output-low; - }; - - wake-n-pins { - pins =3D "gpio33"; - function =3D "pcie3_wake"; - drive-strength =3D <6>; - bias-pull-up; - }; - }; -}; --=20 2.34.1