From nobody Sat Feb 7 18:15:48 2026 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0DB9530BBA5 for ; Wed, 28 Jan 2026 15:55:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769615743; cv=none; b=akpgXDVSE4WrEEsYjJdtmPTcYPOL8C11XmMDsWraCRoOeIwvCQVtd7pOr4NzypqQga0iHHnZqCIc/+ivAVWT3U9DN+D1IgZdg69fYhPnYKGK2vpjHiKmnFUOV8kw0F5hwStFYgXq3zlmlRfOh+/UuSpGwRGYGkza+Jw6W2moZ7s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769615743; c=relaxed/simple; bh=jPRhiQfxg8h9GkIArmifPxx4IycN1uG35LhZ2f1Ng3E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ro7zHuR9UrzVeuo+YxIZApzm/w1HBKxBSoQvFmfUEZhojjtecKnkdJVZMJiQoCq5DRkQx+ZqdLov4yhh6N8CeI7vQUX6S1HGkygQPZwPLKfEzYjB5Cloe51kgJ+VEbxNsRHEyDbYvY01DCjiW1w8NlJc1TapAlJS/b24lWnVkmU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Q9piXpxh; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Q9piXpxh" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-8230c839409so5736126b3a.3 for ; Wed, 28 Jan 2026 07:55:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769615740; x=1770220540; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HjUncjcLWPAdsY5AzwGqsgN5nsZqzSUVUhLs3CXNF+s=; b=Q9piXpxhoFIAzx8RFeykL4swn21hucvzGMGNHlvh7l6gjvg7x7SXV2nFSYSxf49GHr RKC7fZ9ZMOi8NOTJjwu1baePXh3KmGdptrs9owB2T/e4Txmbq1zHcZY1gPb0l0vV5Rzu oCmvwLGAfXkpTcNH68EcYVA5BCB33ibeY68i124a7dH+vrZmbKUvX+2diKWIkWRf8i0n mcv3WtP2P0xgVm7m1Zmbddrtbeak8YkPItlYWPlfcq4e4y6BCGfoFvYYwVts0jg2Ik6v on/chF+Tos0U3Nwj7c1/eLH70NYkH0CjufSGuukmQkWJYzGZw3sMcHdnIeh8GFlNHlzt 7vmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769615740; x=1770220540; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=HjUncjcLWPAdsY5AzwGqsgN5nsZqzSUVUhLs3CXNF+s=; b=SQPVrnQtinA4OaL8lSf4fTgpzVywKdi7we/mAhXW+42CGxI9iXWpGexAa1lqNTyGYV odVf9AKaXkxS8W7YHOX8i4ScfcXNNYj6aIIFx9VPa8EWEAzoc4Kaj7TifTsmrJhDB1jj sOrlgq6om1qERmn9YXjesV0vLrlLzV1bONiDY+EtIrw4YHIDb+q23/xiItGJhSlvRIfI vIP8UCv/r2kGozif0AAS+ScneLqlXu7vlD0kavPGz6sDvm4RMTWBYsflDB516qWsWyLc RVKsSGG/RE7qTMQ1DZCPTlS7Zyue7IfhiO2MZIYuX0/TjFuDpMPQv8Th/gniWGRqrAGw QfgQ== X-Forwarded-Encrypted: i=1; AJvYcCVAzqlPeJkGqsnRtyyKXmhCvC1vLklsQU3eIVusR5OQradmQVUChn7lUvWB0BTGTBLKQsSb1bRg34/tVYI=@vger.kernel.org X-Gm-Message-State: AOJu0YzUQ8TItW65uCQ0kOL+CuUVSJGXcex1s5AO4wIUnu0ATK940LEP zs+WRONwL3OGOAv9w5IcBKqAIVuDCWYuxVvhqADOhR24UR36sWibGZyp X-Gm-Gg: AZuq6aJwW26lKmEnLWwX05zeRBBOiYdxYfqHwM9BTDet9ZKGftGgVO4ghvaUqBoBzIG Ye8FOVXPQQvbWiAkYVrBgUADngHD05tI/Goojh4IvIX+sTiMfFyU+pEeSY+tyMWEvqYFJgfRunc 1AC5X/YZKDryLyP2nLs3bDVlahPexkYFJIzEDMhLBZcKx0h6QTGTG73K8Jdh/94rSwg39Ea8z5z j2k8GjrhjL8u9Gfe51/fduNg3kvZ30g+A3XMCrGx/l3HrMyVXxSv4VtADiTCg6ReG1xovSvSPsF 0Y6Ds36rzM08HtBoZzqqrjFUn8riKjznRMKPRzt2wXoUNGmgcFaTg2Ho+1WLqvkuGplt1vhg6Bi 4lMir3O0u7kVsQmr02OmU7+ufUzx3fLABMfwmhoVMVcmLvYdTNpcRA4L//lQ3aVj3nY9oI0tdcV ApvURid09G2OJdWsfpgOu6v1kwOYA4TdAdeWFl9iCDcqdgXLbvH1B093Q= X-Received: by 2002:a05:6a20:3d05:b0:366:14b0:1a2f with SMTP id adf61e73a8af0-38ec655cb7fmr5809916637.61.1769615740386; Wed, 28 Jan 2026 07:55:40 -0800 (PST) Received: from wig-Precision-3660.. (125-227-154-99.hinet-ip.hinet.net. [125.227.154.99]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c6427da845csm2621521a12.12.2026.01.28.07.55.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 07:55:39 -0800 (PST) From: Wig Cheng To: shawnguo@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, zaq14760@gmail.com, Wig Cheng Subject: [PATCH v3 1/1] arm64: dts: freescale: add pixpaper display overlay for i.MX93 FRDM Date: Wed, 28 Jan 2026 23:55:29 +0800 Message-ID: <20260128155529.3699599-2-onlywig@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260128155529.3699599-1-onlywig@gmail.com> References: <20260127025740.2601841-1-onlywig@gmail.com> <20260128155529.3699599-1-onlywig@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree overlay to support the MayQueen PixPaper e-paper display on the NXP i.MX93 FRDM board. The display is connected via LPSPI3 interface and uses GPIO pins for reset, busy and DC control. The overlay configures: - LPSPI3 pinmux for SPI communication (MOSI, MISO, CLK, CE0) - PixPaper display device with proper GPIO assignments - SPI frequency set to 5MHz for stable operation Enable Open-EP Community pixpaper-213-c support on NXP i.MX93. Signed-off-by: Wig Cheng Reviewed-by: Frank Li --- arch/arm64/boot/dts/freescale/Makefile | 4 ++ .../freescale/imx93-11x11-frdm-pixpaper.dtso | 51 +++++++++++++++++++ 2 files changed, 55 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx93-11x11-frdm-pixpaper= .dtso diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index ce8f937c2315..c2727f8061e2 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -398,6 +398,10 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx93-9x9-qsb-i3c.dtb =20 dtb-$(CONFIG_ARCH_MXC) +=3D imx93-11x11-evk.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx93-11x11-frdm.dtb + +imx93-11x11-frdm-pixpaper-dtbs +=3D imx93-11x11-frdm.dtb imx93-11x11-frdm-= pixpaper.dtbo +dtb-$(CONFIG_ARCH_MXC) +=3D imx93-11x11-frdm-pixpaper.dtb + dtb-$(CONFIG_ARCH_MXC) +=3D imx93-14x14-evk.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx93-kontron-bl-osm-s.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx93-phyboard-nash.dtb diff --git a/arch/arm64/boot/dts/freescale/imx93-11x11-frdm-pixpaper.dtso b= /arch/arm64/boot/dts/freescale/imx93-11x11-frdm-pixpaper.dtso new file mode 100644 index 000000000000..a78284c10838 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx93-11x11-frdm-pixpaper.dtso @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Overlay for Mayqueen (Open-EP Community) pixpaper display + * support on NXP FRDM i.MX 93 Development Board + * + * Copyright (C) 2026 Wig Cheng + */ + +#include +#include "imx93-pinfunc.h" + +/dts-v1/; +/plugin/; + +&iomuxc { + pinctrl_lpspi3: lpspi3grp { + fsl,pins =3D < + MX93_PAD_GPIO_IO08__GPIO2_IO08 0x3fe /* SPI3 CE0 */ + MX93_PAD_GPIO_IO09__LPSPI3_SIN 0x3fe /* SPI3 MISO */ + MX93_PAD_GPIO_IO10__LPSPI3_SOUT 0x3fe /* SPI3 MOSI */ + MX93_PAD_GPIO_IO11__LPSPI3_SCK 0x3fe /* SPI3 CLK */ + >; + }; + + pinctrl_epd_ctrl: epdctrlgrp { + fsl,pins =3D < + MX93_PAD_GPIO_IO05__GPIO2_IO05 0x31e /* DC pin */ + MX93_PAD_GPIO_IO06__GPIO2_IO06 0x31e /* RESET pin */ + MX93_PAD_GPIO_IO26__GPIO2_IO26 0x31e /* BUSY pin */ + >; + }; +}; + +&lpspi3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_lpspi3>, <&pinctrl_epd_ctrl>; + cs-gpios =3D <&gpio2 8 GPIO_ACTIVE_LOW>; + fsl,spi-num-chipselects =3D <1>; + status =3D "okay"; + + display@0 { + compatible =3D "mayqueen,pixpaper"; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + reset-gpios =3D <&gpio2 6 GPIO_ACTIVE_HIGH>; + dc-gpios =3D <&gpio2 5 GPIO_ACTIVE_HIGH>; + busy-gpios =3D <&gpio2 26 GPIO_ACTIVE_HIGH>; + }; +}; --=20 2.43.0