From nobody Tue Feb 10 08:27:06 2026 Received: from mail-ej1-f41.google.com (mail-ej1-f41.google.com [209.85.218.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A004E352C40 for ; Wed, 28 Jan 2026 12:59:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769605144; cv=none; b=nRAeSaDaoO50yHZ9qzaoUtpdM1p1tLgEPzquCo3SscP4kNNsBD4Dw7md4cFnQ6kNnVa+wrNkELzoUpiPwEnIb+OMqpRvUgUwNGSzSeCkTjHlyejYJM95Y+YTih8g2NJB7uHl4z+jTs/tG1KFroshoU5oNNFpNseb3mA6tboCtNI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769605144; c=relaxed/simple; bh=q+nYWFHjqgJsmMuPHwyP/4yPIYoBxVg5Gr+o814mM80=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=j4TQwElO5Dth9gp5nJwmQRENRbyNhiHoSmELtLB7Cdc0N8ZaUGLr9juuHzz88/K/L0DY0iUFA3oogmfcD3QWUr1uRJRce3E/C2N9OF4yc+feZlscOGstAsnbPPvJNKWqoYITVJ3KZ5C65XwsfR7O8HaOxxauaQxG/rCo8IxLryk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=W3mA5XCh; arc=none smtp.client-ip=209.85.218.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="W3mA5XCh" Received: by mail-ej1-f41.google.com with SMTP id a640c23a62f3a-b885d8f4092so955370066b.2 for ; Wed, 28 Jan 2026 04:59:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769605140; x=1770209940; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=X+uBA1NMfAjzmPZ5hrTvFBltOdnqtENQi+wu8sk3HBs=; b=W3mA5XChNZ+HIIxTX232StIX3UBIMXeVH7MkwBcyiv4Bp3/CnDDOUyKhclcSae/8Fj nWwN8rC6HiU+L+MW0abZbNNM1l7ltc2t+XesLZOI5KVjBak/dJbmT6xAnovWCr9tjT5p Fc0r+2gfesXjQr4doTOtuXvxkdzdIg78oFh2zXoRHZ9FbqrAKUB7mB/D3eq2PSCEBYXY u9+bwSS9b1K28tUrgmXtfeUci9MTxtTXTJ3KblYDAXcuN5TChSaaP6d5nFLgpDU4E+5h lJMJJ1nvgrixEucpY15j05ZTbWeBIaqzfM6LsPIcOObIhCCwdBA5aWnQqG8D5FiyYveH kDLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769605140; x=1770209940; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=X+uBA1NMfAjzmPZ5hrTvFBltOdnqtENQi+wu8sk3HBs=; b=ALuPF0UjIlD5G+GlkGG2lzFXopOVXgJ8HmrDLVz6HLtyD5uuUUw6eW5GQcX81IMcmC CV0N2mqMQ4RzajP3hWzlmzosDBQSDsYJvuzCAfnMx1Oqb4NSFohi5Hp2AhC3z93hEWw9 CWaPRM7hPwq8g6t35Y4Wavzcsjp2O4vAnSqLuT/mdBbFQQ0CaRjEsl8Z3a6FrPjEyYES Mra3LK0n7d9lyOAl7X2LsCd2UE5pYym6koK7Bc+P5BG2UzWhsUz3/BYTnqsvqDGMLyoj Ri3aBY86egm6nGRZPNnd5R3DencXpm8RBSgIJg4SeiNTFfV3AaGC5IGCC1yU1SihaB0e js5g== X-Forwarded-Encrypted: i=1; AJvYcCX0NtkjgVNU61q2OiMwatMH314hzTmlAOLRc9GEjf3Xhkz+yR9fPnTqgS3E0j1QpCCEA68ZNi18RyMHAPU=@vger.kernel.org X-Gm-Message-State: AOJu0Yzj/ib95GIQqL5EV7xaPF2VGjJ5PfPJZLkQEpCPIgurtIqvpIa/ wMfb8cb6+OotMJAhGhHgPfHu/JUL0UXIEIqawa69AYTz6JTPWwJA95n8 X-Gm-Gg: AZuq6aKNkRQhYBJjBQcCnJWn9ceJVEHKIbL7f3gO1YPfh+90Ud4AhsdHsJq/iTXrlBp nhgETCzbGRytV6jYbsGtBJcEpIJ1mes10haoHZqfstA2aXTkn3W76XuVG33QPIuyogmnLE0B74F Xxm8vOQ061iRESOqUNjLkuUzdocPAttewMLEklnFgfWUHBvdPIcmj+Hk6Vz/CBBzfSelgUzCTOG q7jCgKgH2NE8QWaq7xmUr47NDLYtTd8OCGYufnY40YWGNFA72j5fg6whjZOBGLO6VGZm+78s5Z+ m8cz8enNZMeKgZyYr2qa92yAGzVYM2AU6euTD8YVehmuPY98SFN7czIm1cfFZShk99K8eK5/Qix oJ15aqfYDUOBLxwiXgumNM2J5Q2J1MIHc7eeYEZj6BN2LU3lPrSz9rBxbRBLznCIjuMVrLUwfkE sZ+kGURIvXwXaOogngCOo6YGrekqaga9+lAdI= X-Received: by 2002:a17:907:9714:b0:b87:63a8:880c with SMTP id a640c23a62f3a-b8dab1b52fcmr350317466b.19.1769605139558; Wed, 28 Jan 2026 04:58:59 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e29d:6e0e:72c1:d15d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8dbf2f3e26sm123344966b.67.2026.01.28.04.58.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 04:58:59 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH net-next 7/8] arm64: dts: renesas: r9a08g046: Add GBETH nodes Date: Wed, 28 Jan 2026 12:58:44 +0000 Message-ID: <20260128125850.425264-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260128125850.425264-1-biju.das.jz@bp.renesas.com> References: <20260128125850.425264-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Renesas RZ/G3L SoC is equipped with 2x Synopsys DesignWare Ethernet (10/100/1000 BASE) with TSN, IP block version 5.30. Add GBETH nodes to R9A08G046 RZ/G3L SoC DTSI. Signed-off-by: Biju Das --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 237 +++++++++++++++++++++ 1 file changed, 237 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi index 0922ad642c67..231b118ecc62 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -228,6 +228,236 @@ sdhi1: mmc@11c10000 { /* placeholder */ }; =20 + eth0: ethernet@11c30000 { + compatible =3D "renesas,r9a08g046-gbeth", "snps,dwmac-5.30a"; + reg =3D <0 0x11c30000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "tx-queue-0", "tx-queue-1", + "tx-queue-2", "tx-queue-3", "ptp-pps-0", + "ptp-pps-1", "ptp-pps-2", "ptp-pps-3"; + clocks =3D <&cpg CPG_MOD R9A08G046_ETH0_CLK_AXI>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_CHI>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_PTP_REF_I>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_TX_I>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_RX_I>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_TX_180_I>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_RX_180_I>, + <&cpg CPG_MOD R9A08G046_ETH0_CLK_RMII_I>; + clock-names =3D "stmmaceth", "pclk", "ptp_ref", + "tx", "rx", "tx-180", "rx-180", + "rmii"; + resets =3D <&cpg R9A08G046_ETH0_ARESET_N>; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <128>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup0>; + snps,mtl-tx-config =3D <&mtl_tx_setup0>; + snps,txpbl =3D <32>; + snps,rxpbl =3D <32>; + status =3D "disabled"; + + mdio0: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup0: rx-queues-config { + snps,rx-queues-to-use =3D <4>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + }; + + mtl_tx_setup0: tx-queues-config { + snps,tx-queues-to-use =3D <4>; + snps,tx-sched-wrr; + + queue0 { + snps,weight =3D <0x10>; + snps,dcb-algorithm; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,weight =3D <0x12>; + snps,dcb-algorithm; + snps,priority =3D <0x2>; + }; + + queue2 { + snps,weight =3D <0x14>; + snps,dcb-algorithm; + snps,priority =3D <0x4>; + }; + + queue3 { + snps,weight =3D <0x18>; + snps,dcb-algorithm; + snps,priority =3D <0x8>; + }; + }; + }; + + eth1: ethernet@11c40000 { + compatible =3D "renesas,r9a08g046-gbeth", "snps,dwmac-5.30a"; + reg =3D <0 0x11c40000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "tx-queue-0", "tx-queue-1", + "tx-queue-2", "tx-queue-3", "ptp-pps-0", + "ptp-pps-1", "ptp-pps-2", "ptp-pps-3"; + clocks =3D <&cpg CPG_MOD R9A08G046_ETH1_CLK_AXI>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_CHI>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_PTP_REF_I>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_TX_I>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_RX_I>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_TX_180_I>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_RX_180_I>, + <&cpg CPG_MOD R9A08G046_ETH1_CLK_RMII_I>; + clock-names =3D "stmmaceth", "pclk", "ptp_ref", + "tx", "rx", "tx-180", "rx-180", + "rmii"; + resets =3D <&cpg R9A08G046_ETH1_ARESET_N>; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <128>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup1>; + snps,mtl-tx-config =3D <&mtl_tx_setup1>; + snps,txpbl =3D <32>; + snps,rxpbl =3D <32>; + status =3D "disabled"; + + mdio1: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup1: rx-queues-config { + snps,rx-queues-to-use =3D <4>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + }; + + mtl_tx_setup1: tx-queues-config { + snps,tx-queues-to-use =3D <4>; + snps,tx-sched-wrr; + + queue0 { + snps,weight =3D <0x10>; + snps,dcb-algorithm; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,weight =3D <0x12>; + snps,dcb-algorithm; + snps,priority =3D <0x2>; + }; + + queue2 { + snps,weight =3D <0x14>; + snps,dcb-algorithm; + snps,priority =3D <0x4>; + }; + + queue3 { + snps,weight =3D <0x18>; + snps,dcb-algorithm; + snps,priority =3D <0x8>; + }; + }; + }; + gic: interrupt-controller@12400000 { compatible =3D "arm,gic-v3"; reg =3D <0x0 0x12400000 0 0x20000>, @@ -239,6 +469,13 @@ gic: interrupt-controller@12400000 { }; }; =20 + stmmac_axi_setup: stmmac-axi-config { + snps,lpi_en; + snps,wr_osr_lmt =3D <0xf>; + snps,rd_osr_lmt =3D <0xf>; + snps,blen =3D <16 8 4 0 0 0 0>; + }; + timer { compatible =3D "arm,armv8-timer"; interrupts =3D , --=20 2.43.0