From nobody Tue Feb 10 17:07:50 2026 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60FE0352923 for ; Wed, 28 Jan 2026 12:58:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769605141; cv=none; b=TGiRVQuMaG5TTIct130YfVOC4DDhkm538F2ksDJNh9ZsIaYMLeTrNK7iVyjZsaZ1dYis9Sb60P1KE4TE4dB7Ant1qFC/8k/YFDNMrvqe14bcxQ9oxzfuSF/lgS+rFkKBEjEoQwucS0L9h6hO1K87rgrbNXTL/TO7Gb3pCfUtYsU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769605141; c=relaxed/simple; bh=XSXioNiG+OkEK6iktUUMrIsQb5EMIn7hR7qlSCuM+mY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pA3Sn7tfo+MkkuMj0v2k9nxUxlnaV8Y7HkARrwvTmQ5mEZQ+XMeFVtTjKyQ5R/UL8GbVXm3vovXTiYjjV5LC9d3hmjfryZUWJuCYBpRk0jQlRd9oQokD5IUdZae4SnHz9d2uK9bSFIZePyfzaNg2qMv8PMX4MmsVllaMEd704P4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eAdRPxBh; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eAdRPxBh" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-b8849dc12f6so1084089166b.1 for ; Wed, 28 Jan 2026 04:58:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769605138; x=1770209938; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HRw+fMDNdkwtzs+5O+A8YzRtTI6ZfbBfoMkR3D19YyU=; b=eAdRPxBhFSU3qFimBAvdTEIXZwvHvmlNM7zkuJvIM+Q57cYAJAiPbSvE5Bh6wmiIW2 sMLl2Nhq2/KZxhraiPMNcodeR5JzopD2gvlY73/ONFWclV5Xz09fnOsyIJ0IL9spu9Mv 5SYZl00VLgl3iU82TCEY8WuwM/9Ac6p9WrenyBzg88QD9I1asslXC3NWOPvqKjHxKwcC 5RzpbQ/hB2lP9HDXzpOt/4L/AWjSXKZ724gliJiSLWgvyyByJtoaHyuQgr4GykPEsgnL 2dFXc956zVoT+Jb7fZUCrXvRAQVJecLBtKQ59cRS/OSRWzSJcwpnFQvnwOTVbgxDqUB3 zJzA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769605138; x=1770209938; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=HRw+fMDNdkwtzs+5O+A8YzRtTI6ZfbBfoMkR3D19YyU=; b=rRR9A2I2gHbBJ0sJgBSl+PbfUmEbV48jtMapHTBy2x0HK883kaftgPo2OvlDUp4Cdb rTk+Td925Wy/ShouvTKDRgya1TnCk2Z9err9rB3jWBKlxhcxDQHqJirrK/zAg3n+OvDw +BwWNrgra4Tgt+5dBDKI1mdassQJpGsiKykyjRdOfoROUU5Eshnr7KGky9/b1ORmZY++ xhzBhr6o6PfQbvnH0GmiuBfNA3kIv5mSpetjMIF6d6XvBd7m6Zx5PLndnfXUp+mvpOfu RIHqMaD1MPZd8y/qloHJni2M8JoudrFjrkhoItpG5YmyLplZlYM8vRsBTauA+WD9r5vS dQqA== X-Forwarded-Encrypted: i=1; AJvYcCWs1DYzdViquUa7tsdFMaTWJOQlKa12OHY+zHGakjcQFEpFwgIrgRwBMoPLGS0E58NU87mQ2C+d027SGhQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yxu2xjGujy6g0MIrEnG5ol1GUvEANBB+PN/V08atW2B/s9Gk2Z7 PyxDZr6nU0lbhNjI+cHEnsJO+d4VwwDF4/tiEZ4NRG9GRCPxAmZY+skK X-Gm-Gg: AZuq6aIKEtoEiLSoYhIJRUk4B+3cHbyWI3/l/dOdWfi19vDg2MeVRQyTEcjKvmw303U eyxtUwuk1VS+5NTMgEI8bsu7vyBWJhpdmrz2dn/Pe+B+FwhW1zd6JEVj+QfZtM1ruxUD9BeDWnG YcaQKD44w36QROhEj0rtGvXOpz5ViAT+3Gmjlo+3J6MqU22b/HG/c+rEQegU51cqzY7ZctIga8R KzD2OBL1Ot3SbxcXvRoOHVaxxuzRkDe8XX0QZf3rEY0CO2UVhrztv3vv0PUU2pSgQDVeVnjWc3d QPaR4hmJq+cR47p5ffhRngv9iGHl+RfM48iMXbLDlPvMabh1JNU/aJMqfjrHzGkBUuHcCL5bCPQ Y7+JDuAdYYxTYaSIP/noc5VNgCoK5tj8gCsGPRc6t3ls/7y1R2DrbDjr9mPfHHsDwjGaJropElg 2eNb+yyRgYkDAYNq9/0BcE7YrM7Kjqix5joJ/5Ey3v7zTwyg== X-Received: by 2002:a17:907:97c8:b0:b87:778b:89ba with SMTP id a640c23a62f3a-b8dab2fde55mr356214466b.39.1769605137603; Wed, 28 Jan 2026 04:58:57 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e29d:6e0e:72c1:d15d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8dbf2f3e26sm123344966b.67.2026.01.28.04.58.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 04:58:57 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH net-next 4/8] clk: renesas: rzg2l: Add support for enabling PLLs Date: Wed, 28 Jan 2026 12:58:41 +0000 Message-ID: <20260128125850.425264-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260128125850.425264-1-biju.das.jz@bp.renesas.com> References: <20260128125850.425264-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add support for enabling PLL clocks in the RZ/G3L CPG driver to turn off some PLLs, if they are not in use(eg: PLL6, PLL7) Introduce `is_enabled` and `enable` callbacks to handle PLL state transitions. With the `enable` callback, PLL will be turned ON only when the PLL consumer device is enabled; otherwise, it will remain off. Define new macros for PLL standby and monitor registers to facilitate this process. Signed-off-by: Biju Das --- drivers/clk/renesas/rzg2l-cpg.c | 67 +++++++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.h | 4 ++ 2 files changed, 71 insertions(+) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index ee92d07c6ff7..dfb36e6e6a7b 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -58,6 +58,13 @@ #define RZG3S_DIV_NF GENMASK(12, 1) #define RZG3S_SEL_PLL BIT(0) =20 +#define RZG3L_PLL_STBY_OFFSET(x) (GET_REG_SAMPLL_CLK1(x) - 0x4) +#define RZG3L_PLL_STBY_RESETB BIT(0) +#define RZG3L_PLL_STBY_RESETB_WEN BIT(16) +#define RZG3L_PLL_MON_OFFSET(x) (GET_REG_SAMPLL_CLK1(x) + 0x8) +#define RZG3L_PLL_MON_RESETB BIT(0) +#define RZG3L_PLL_MON_LOCK BIT(4) + #define CLK_ON_R(reg) (reg) #define CLK_MON_R(reg) (0x180 + (reg)) #define CLK_RST_R(reg) (reg) @@ -1181,6 +1188,63 @@ rzg2l_cpg_pll_clk_register(const struct cpg_core_clk= *core, return pll_clk->hw.clk; } =20 +static int rzg3l_cpg_pll_clk_is_enabled(struct clk_hw *hw) +{ + struct pll_clk *pll_clk =3D to_pll(hw); + struct rzg2l_cpg_priv *priv =3D pll_clk->priv; + u32 val =3D readl(priv->base + RZG3L_PLL_MON_OFFSET(pll_clk->conf)); + u32 mon_val =3D RZG3L_PLL_MON_RESETB | RZG3L_PLL_MON_LOCK; + + /* Ensure both RESETB and LOCK bits are set */ + return (mon_val =3D=3D (val & mon_val)); +} + +static int rzg3l_cpg_pll_clk_endisable(struct clk_hw *hw, bool enable) +{ + struct pll_clk *pll_clk =3D to_pll(hw); + struct rzg2l_cpg_priv *priv =3D pll_clk->priv; + u32 stby_offset, mon_offset; + u32 val, mon_val; + int ret; + + stby_offset =3D RZG3L_PLL_STBY_OFFSET(pll_clk->conf); + mon_offset =3D RZG3L_PLL_MON_OFFSET(pll_clk->conf); + + if (enable) { + val =3D RZG3L_PLL_STBY_RESETB_WEN | RZG3L_PLL_STBY_RESETB; + mon_val =3D RZG3L_PLL_MON_RESETB | RZG3L_PLL_MON_LOCK; + } else { + val =3D RZG3L_PLL_STBY_RESETB_WEN; + mon_val =3D 0; + } + + writel(val, priv->base + stby_offset); + + /* ensure PLL is in normal/stanby mode */ + ret =3D readl_poll_timeout_atomic(priv->base + mon_offset, val, mon_val = =3D=3D + (val & (RZG3L_PLL_MON_RESETB | RZG3L_PLL_MON_LOCK)), + 10, 100); + if (ret) + dev_err(priv->dev, "Failed to %s PLL 0x%x/%pC\n", enable ? + "enable" : "disable", stby_offset, hw->clk); + + return ret; +} + +static int rzg3l_cpg_pll_clk_enable(struct clk_hw *hw) +{ + if (rzg3l_cpg_pll_clk_is_enabled(hw)) + return 0; + + return rzg3l_cpg_pll_clk_endisable(hw, true); +} + +static const struct clk_ops rzg3l_cpg_pll_ops =3D { + .is_enabled =3D rzg3l_cpg_pll_clk_is_enabled, + .enable =3D rzg3l_cpg_pll_clk_enable, + .recalc_rate =3D rzg3s_cpg_pll_clk_recalc_rate, +}; + static struct clk *rzg2l_cpg_clk_src_twocell_get(struct of_phandle_args *clkspec, void *data) @@ -1264,6 +1328,9 @@ rzg2l_cpg_register_core_clk(const struct cpg_core_clk= *core, case CLK_TYPE_SAM_PLL: clk =3D rzg2l_cpg_pll_clk_register(core, priv, &rzg2l_cpg_pll_ops); break; + case CLK_TYPE_G3L_PLL: + clk =3D rzg2l_cpg_pll_clk_register(core, priv, &rzg3l_cpg_pll_ops); + break; case CLK_TYPE_G3S_PLL: clk =3D rzg2l_cpg_pll_clk_register(core, priv, &rzg3s_cpg_pll_ops); break; diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index 1db413bb433d..7de4cb7af1cc 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -123,6 +123,7 @@ enum clk_types { CLK_TYPE_IN, /* External Clock Input */ CLK_TYPE_FF, /* Fixed Factor Clock */ CLK_TYPE_SAM_PLL, + CLK_TYPE_G3L_PLL, CLK_TYPE_G3S_PLL, =20 /* Clock with divider */ @@ -152,6 +153,9 @@ enum clk_types { DEF_TYPE(_name, _id, _type, .parent =3D _parent) #define DEF_SAMPLL(_name, _id, _parent, _conf) \ DEF_TYPE(_name, _id, CLK_TYPE_SAM_PLL, .parent =3D _parent, .conf =3D _co= nf) +#define DEF_G3L_PLL(_name, _id, _parent, _conf, _default_rate) \ + DEF_TYPE(_name, _id, CLK_TYPE_G3L_PLL, .parent =3D _parent, .conf =3D _co= nf, \ + .default_rate =3D _default_rate) #define DEF_G3S_PLL(_name, _id, _parent, _conf, _default_rate) \ DEF_TYPE(_name, _id, CLK_TYPE_G3S_PLL, .parent =3D _parent, .conf =3D _co= nf, \ .default_rate =3D _default_rate) --=20 2.43.0