From nobody Tue Feb 10 04:02:55 2026 Received: from mail-ed1-f52.google.com (mail-ed1-f52.google.com [209.85.208.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EF9E34FF54 for ; Wed, 28 Jan 2026 11:30:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769599846; cv=none; b=Iwdzgz8UC3t2gxIVZJFTNqi8Cx6AIlk2As4ZoFoCmgKYcGADCbMnYPUgez8qTUgxykZq8Ozov6UBha9XcFaEaf7r1NxS96+B7a6EgllQr03wbr12fJ4XHNEdG3JrUUdMkVyOyuQUSny3Ff/XnHBCBZZ7rzSyzSnADdusUom/XPM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769599846; c=relaxed/simple; bh=C3sR6PaW4REeRly7HDcIvOw8e7CHYFBG4lFQ5lMS7Pk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Nb2BoOr6gFNT9r9Cb7uBQMqQ92c0WNoiXEQpCUO7eSaHQ+Q4vrrFeZe7MDFfBM+aYXIsucfzXlF39nSNBGXaauyLsBSF11iybLdDWdqWn1GDw3TV4QWg4SM5lV2FhWbQFPLk9Z5450o5bUbHb0a3ySTrF63ODo/E324xHnGdUec= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=M5xNrg2u; arc=none smtp.client-ip=209.85.208.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="M5xNrg2u" Received: by mail-ed1-f52.google.com with SMTP id 4fb4d7f45d1cf-655af782859so13339418a12.2 for ; Wed, 28 Jan 2026 03:30:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769599842; x=1770204642; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lwlr+eayV0XsGUozPozpxwkKxPK3GVHGSY5ByGq6lvM=; b=M5xNrg2uyI5WJp6f2ytQGoTWn9G8Aq/yoZ9hkc5dM59EmyUjFSDcmU3Tz3ZEQUHaLl QizHsEPBBLTgMX6rB8OJ3t+ZNqbjWYaGMSM8oYIv4P1Tc7CnpAVvUwNLpzanS/YWDH9B PPQbqf5G7FnHmcMGoRg9r3VUDQynz6zqnuxHHpJHKncLymnB2Cmitjs9ajjLPg+TaY+L yfNfbRJIDph/JtbUiFrsKP2imADKSNF4InpxycuMd6FlcuXsVl2iDa//ONW2T2JpY4Q9 8dNs/0oJz3YnOjGl7jRjbuk+XKCa0vmHkA/RYzKMswWrJaeyeW2v/aPIDBv1ORH0rCLw uRjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769599842; x=1770204642; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=lwlr+eayV0XsGUozPozpxwkKxPK3GVHGSY5ByGq6lvM=; b=YWLRPT0zgdUeVcfYCVjaI5U+3rDiqZDCXGi19luSlP8U9rAOtSNpbKWXLBNqNFwRbQ UQOzAc8MRoazAWcuoxJ7NUOxS2ZLKR9ICLtqXmEg/thvupGNAOsIIHEcmJi11MjLQFjT 6Z+euw6t8+V2+nsgBNyu2B9ePHHt+0I0YSV5VBjqEqGB8a1syYZqUK9f5iBeggXVdgD+ nEI4L2BoYLvHMT4efPT/nfDAGuYZJBSA+7BE0zBh265xJ2VW4MiE+7o9QczQ8nKWAleL CzoLN/P08roSpxZ3c6Q1eGpOYesxSWvtgTS7zN3t71wAu0u7wG6UsppBAhd+/pbKHyDv hRLw== X-Forwarded-Encrypted: i=1; AJvYcCW3Zm0k/wRwoSdZF6wzUnUHVK0EdR6uTkAkzEJUpKY8wea0QvKOPZMp+MWxjgFDd7Ip5d7UJwukGSCUk4U=@vger.kernel.org X-Gm-Message-State: AOJu0Yz9yQO/FXiPxmnVId3oxUz/pH9ztXVKJCyncHYaEz2mA36s6YA+ z2ufojIAdn6v4uUjLtERj7GFyro0jUO0IvYASc33bPo0E2aCGgic2M3M X-Gm-Gg: AZuq6aJZiUhFQZ3hndaOYyXyHiJDJVDaQbGkKXi6KR3rloyDaxQ6XcXrzr6aTzMO1lf LOwJ7ygnZs0TjgkAUedrCg7czzlzL1IQa+BPZpDgzdNV+5DlVnlYMl6lNg8e66iV6gJhZKjqiXY scpNBmfbXTfXHX52aOBaJ84UsJ2Xkj1HxmfHjkLtk9mcMT+jUZgN4onL9CdUSsEbo0V25AcP8L4 wxqzfqrS+iTiF8dMcUthVrXIleSH/gaZ23CFXLkII8ItYrJVhqaBUE5S7rVdNywwuxI08+TmY5c QFjsiYrEFUCG8RCZcNHBhK1ikPjO1RP8tztzEtV1uhbyIKKLDmAUNtsZqVArnisd/tueHq59Sv3 Om08gsEFrEdKlkARuD9hPjelgFtfmTHaGFz62CTfm/iXOE277ciV2GOp4LUSxus7n8ABGLYUBl+ FGd0onQkyQKQVgxDJb97LHmYPoWSgFi0BXzjc= X-Received: by 2002:a17:907:9720:b0:b77:f4a:ca1b with SMTP id a640c23a62f3a-b8dab2db923mr337927166b.16.1769599841383; Wed, 28 Jan 2026 03:30:41 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e29d:6e0e:72c1:d15d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b8dbf1baa42sm114400366b.46.2026.01.28.03.30.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 03:30:41 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v2 07/10] arm64: dts: renesas: Add initial DTSI for RZ/G3L SoC Date: Wed, 28 Jan 2026 11:30:26 +0000 Message-ID: <20260128113032.337231-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260128113032.337231-1-biju.das.jz@bp.renesas.com> References: <20260128113032.337231-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial DTSI for the RZ/G3L SoC. The files in this commit have the following meaning: - r9a08g046.dtsi: RZ/G3L family SoC common parts - r9a08g046l48.dtsi: RZ/G3L R0A08G046L{46,48} SoC specific parts Added place holders to reuse the code for Renesas SMARC II carrier board. Signed-off-by: Biju Das --- v1->v2: * Added external clocks eth{0,1}_txc_tx_clk and eth{0,1}_rxc_rx_clk as it needed for cpg as it is a clock source for mux. * Updated cpg node --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 251 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi | 13 + 2 files changed, 264 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi new file mode 100644 index 000000000000..0922ad642c67 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -0,0 +1,251 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SoC + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a08g046"; + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&gic>; + + audio_clk1: audio-clk1 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + audio_clk2: audio-clk2 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + can_clk: can-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x80000>; + cache-level =3D <3>; + }; + }; + + eth0_txc_tx_clk: eth0-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth0_rxc_rx_clk: eth0-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_txc_tx_clk: eth1-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_rxc_rx_clk: eth1-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + extal_clk: extal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board. */ + clock-frequency =3D <0>; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + scif0: serial@100ac000 { + compatible =3D "renesas,scif-r9a08g046", "renesas,scif-r9a07g044"; + reg =3D <0 0x100ac000 0 0x400>; + interrupts =3D , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", + "bri", "dri", "tei"; + clocks =3D <&cpg CPG_MOD R9A08G046_SCIF0_CLK_PCK>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_SCIF0_RST_SYSTEM_N>; + status =3D "disabled"; + }; + + i2c0: i2c@100ae000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0 0x100AE000 0 0x400>; + /* placeholder */ + }; + + canfd: can@100c0000 { + reg =3D <0 0x100c0000 0 0x20000>; + /* placeholder */ + }; + + cpg: clock-controller@11010000 { + compatible =3D "renesas,r9a08g046-cpg"; + reg =3D <0 0x11010000 0 0x10000>; + clocks =3D <&extal_clk>, + <ð0_txc_tx_clk>, <ð0_rxc_rx_clk>, + <ð1_txc_tx_clk>, <ð1_rxc_rx_clk>; + clock-names =3D "extal", + "eth0_txc_tx_clk", "eth0_rxc_rx_clk", + "eth1_txc_tx_clk", "eth1_rxc_rx_clk"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sysc: system-controller@11020000 { + compatible =3D "renesas,r9a08g046-sysc"; + reg =3D <0 0x11020000 0 0x10000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "lpm_int", "ca55stbydone_int", + "cm33stbyr_int", "ca55_deny"; + }; + + pinctrl: pinctrl@11030000 { + reg =3D <0 0x11030000 0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + }; + + dmac: dma-controller@11820000 { + compatible =3D "renesas,r9a08g046-dmac", "renesas,rz-dmac"; + reg =3D <0 0x11820000 0 0x10000>, + <0 0x11830000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "error", + "ch0", "ch1", "ch2", "ch3", + "ch4", "ch5", "ch6", "ch7", + "ch8", "ch9", "ch10", "ch11", + "ch12", "ch13", "ch14", "ch15"; + clocks =3D <&cpg CPG_MOD R9A08G046_DMAC_ACLK>, + <&cpg CPG_MOD R9A08G046_DMAC_PCLK>; + clock-names =3D "main", "register"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_DMAC_ARESETN>, + <&cpg R9A08G046_DMAC_RST_ASYNC>; + reset-names =3D "arst", "rst_async"; + #dma-cells =3D <1>; + dma-channels =3D <16>; + }; + + sdhi1: mmc@11c10000 { + reg =3D <0x0 0x11c10000 0 0x10000>; + /* placeholder */ + }; + + gic: interrupt-controller@12400000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x12400000 0 0x20000>, + <0x0 0x12440000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g046l48.dtsi new file mode 100644 index 000000000000..f6f673abc01b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A08G046L48 SoC specific parts + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a08g046.dtsi" + +/ { + compatible =3D "renesas,r9a08g046l48", "renesas,r9a08g046"; +}; --=20 2.43.0