From nobody Mon Feb 9 19:52:54 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A81A429E11A for ; Wed, 28 Jan 2026 10:33:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596404; cv=none; b=qaBQ7NSTPql64XKF24ME2eXeO8BxSBHGIbYRJlMYrb8/mjRvX8Q0LMnysCDPbNMdWdve/6F48yQKtwWn1U1m0ckdAsLszhrEUXhNdi950qjX1vyOHlNOIHnvWw2w+kjIEX2O+opeqP3/b/L0U0wZtgLAxTYdO0m8bpBme/R53wE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596404; c=relaxed/simple; bh=+jf37To92deX2h/HSpZ3cBfbrAaB8q7zHpNEuFUPQ2U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WHzsLGN4DlBCZGRhuEZcvcEYyfU2ayaqgF8azs5kce4eh9N51hULOnnA3fI3+2t+CKAw+sFNNXz1cFg4bHBE2lmecefL8j27LXo8hpX4MXFPXBbXKEgo99ERsE+1fsiNCa1nFXOwv8EVQ6x2ihhyS0u9NsEOt8HdOPzQZ3OJPnY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=t1+XQ1ME; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="t1+XQ1ME" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-432d256c2e6so6427697f8f.3 for ; Wed, 28 Jan 2026 02:33:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769596401; x=1770201201; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wzDb8w4TdLl7KCZAoNHpNxgDvjCsTC5vA7W7EaIdUuY=; b=t1+XQ1MEH3wolfK/Hj+i4H8N84oFwJIwlSM1P+pgTBMcMjWhS5mSzb9q7UebLB5fo7 DSmRgxdFnTexR+/a+sZLKg5KiA9TU+X4OU/mQcko+I2GbDboW0voswtdTsE3DcsHgqri D2yRi+6zWY5cCj4pv/V35KJa8PLyZeJZodLeOook/syWnCKkM2OaYbQ2tF9a7dVk2u/A aGEij1D41FYOg47Xo7J2OrVACTO/zwTPQOm12sWuUk/Ok+NFyGO44NKowI36zTQZTODn 4aWvCPN/W2bvQ0NjV9Ys1DfxnGUNv5Cq5COk67HnZMmY4unsfKzU+QrDhZxwfxK66aPi huYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769596401; x=1770201201; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wzDb8w4TdLl7KCZAoNHpNxgDvjCsTC5vA7W7EaIdUuY=; b=QwVVnGSGjf1GhR6owAusf1V4tEILRlvQp6QDu3MzUX7vH5/qQymnj9RCEfB/0eqkxP ASvX/sde7h7N8qlFgQGyj9YfK7C+2UCc8iVEwB+Zhr7yNGRUpKxGLdanj4SFk1kbYv8s fiyR1gWvmVac/zA2GnJJOY9KFw1VLaTUerixBFSWjRz7v7zhWlsErTPtGkXFvH9vaVop Lz2apvK3OShb2GdFlFWpf7cP80n8y0q8Fsus+AVnguKMr61ngL6gfPASiMlsykE1wjnk pU31beWxiDt2PIwFePMTEaxXhzrbu8gioP+w7UAagFyPTGPr9WVpKDQk3FEUty9jizfz HF8w== X-Forwarded-Encrypted: i=1; AJvYcCVY4RiMxuFeqykPOAcfqPkv0bUnebek+4thLK7t9ANPEuKhAX/1JPisUduLme70CSeUlJ0fAS+V8WEyndc=@vger.kernel.org X-Gm-Message-State: AOJu0YzCQtFavoxwyowSB93G9JNsrv7TEe3S530Bb2ov5939xYs9NyWq XNKk8CwFEvfdlVb9pinXO5aHLD7W0TKHY18Qi4smiDeAi8eS3+xlwDrYXAlbbgwVlSc= X-Gm-Gg: AZuq6aIc6oJ1uny9ISVEnyeR/2EJKJGUiSQcdfNmivbs+7jM0b7tQ4fdr9VGqja3Zng Qcdj72fd1RXZZSQm2OiEkQyEiZphtNCiGPKkXMy90j5excq7dSwHWC0lBNhTBzFHndcMPBoWaDW EYDRLVLf7KG1OgOtGoMYkUNOKVfrbr2a5/DHg7l3ymsomIIwZBU8x89qgUzSMX6oOLOJl7+/c0i uUAHxHzneGF3kQG1GbsLDC7KgfLb2R67NFMkxOZZGk/WVJBZ3ukbXhNC2QAzCfb9LIhhfHNbytd HnLIQmc728FSzIFH3eLWaXCzFmGkWz1LdXCYXa2PMziD9e3/iR+92s8R4LDNA2hJqagSEEzzvNq mFYXQcCFXWiZwZ4Ao4PkUHS9Pf7+6IxYSS8SKzDdXFQ/3lNSJ63rRrqOYbzdYxO/+CxbxmzOrpb r27+VdGfyanGATbF47kYyy7n2t35gDmYg= X-Received: by 2002:a5d:5d13:0:b0:42f:bbc6:eda2 with SMTP id ffacd0b85a97d-435dd1c1307mr7044284f8f.40.1769596400916; Wed, 28 Jan 2026 02:33:20 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:3d9:2080:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e132356dsm6241692f8f.33.2026.01.28.02.33.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 02:33:20 -0800 (PST) From: Neil Armstrong Date: Wed, 28 Jan 2026 11:33:16 +0100 Subject: [PATCH 1/3] arm64: dts: qcom: sm8650: update the cpus capacity-dmips-mhz Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260128-topic-sm8650-upstream-cpu-props-v1-1-9fbb5efe7f07@linaro.org> References: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> In-Reply-To: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2395; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=+jf37To92deX2h/HSpZ3cBfbrAaB8q7zHpNEuFUPQ2U=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBpeeXu1uH/j/sSPy8Q6S3vk0E0py92yyl5Av6nnwzE ZLUayDeJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCaXnl7gAKCRB33NvayMhJ0Zk9EA DQ6nbGnk/tLctx1opJs1v/Hx60ZO/HcSPQ0O4b4NE82H8f3mw5ehI8bSF/VeZxe8beeTt7uyWhbKDU r9JKWRIxUBKTei8dTm1u5BGVwkRZwrzfpxL9EsPBvxIV35sSTP5doDs0uy1cZtbfJE0yKoNGZNTB6I dyE/TKMVIcnzXbCUif7jqZu399uI/bd8EP0C989yX59SV/pvjSPHgsF6uj/YNqMnz6RVS1bHFQdMdb WPWi7DUo17/Q7O2nsb37eiBQOyD3/IWFkqVN63pbCpCO2xgM6MtG6ebCUf3VCv3vSRmhcbrpmcvweq RuC4xUZ2lhGv3T1J1ee0KBP8wflqjVZWMkmVfqgalM9B5KlJ5/CH1+G2slQuOz7ZPShonEj7bEB9Hz WbEUmFcn/Bbicv15hUj4uRIt5Ob9h0ltyu/U2FHhsELSNmU5fphbjwyOTYsl988tZqc//VdjkPyvzG BNwR16VBvMfFUtzYQ2n5qAL2LvHFa8eog09GZreNvcBh0cUfv3raPsIDwebp/tuqvUsCfxSyRRlH9X PDS7chhmV/Ck8iVFTor9KK0e9v32E7E3fdeq3b8EX7Nl3DrNvH0nQnA2ZF77EBuhDD9oldIjr00Vpg IbxDZmse2PBPWVCHISa07L+a/x5iG3mFsyKyZWAR+vl5o7mAlatPvhJvBuYA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE After some more advanced benchmarks with Integer, Floaring Point, Encryption, Compression, NEON, ... on the A520, A720 and X4 cpus, the median gain with the same frequency range is: - 281% of A720 over A520 - 126% of X4 over A720 When adjusted with the frequency delta, we get better values describing the difference in capacity, showing the weakness of the A520 designed for very small tasks while the A720 and X4 are much more powerful. Signed-off-by: Neil Armstrong Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index f8e1950a74ac..8671c25dd68f 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -153,7 +153,7 @@ cpu2: cpu@200 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_200>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 3>; @@ -189,7 +189,7 @@ cpu3: cpu@300 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_300>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 3>; @@ -225,7 +225,7 @@ cpu4: cpu@400 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_400>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 3>; @@ -261,7 +261,7 @@ cpu5: cpu@500 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_500>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 1>; @@ -297,7 +297,7 @@ cpu6: cpu@600 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_600>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 1>; @@ -333,7 +333,7 @@ cpu7: cpu@700 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_700>; - capacity-dmips-mhz =3D <1894>; + capacity-dmips-mhz =3D <3591>; dynamic-power-coefficient =3D <588>; =20 qcom,freq-domain =3D <&cpufreq_hw 2>; --=20 2.34.1