From nobody Sat Feb 7 05:49:19 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A81A429E11A for ; Wed, 28 Jan 2026 10:33:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596404; cv=none; b=qaBQ7NSTPql64XKF24ME2eXeO8BxSBHGIbYRJlMYrb8/mjRvX8Q0LMnysCDPbNMdWdve/6F48yQKtwWn1U1m0ckdAsLszhrEUXhNdi950qjX1vyOHlNOIHnvWw2w+kjIEX2O+opeqP3/b/L0U0wZtgLAxTYdO0m8bpBme/R53wE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596404; c=relaxed/simple; bh=+jf37To92deX2h/HSpZ3cBfbrAaB8q7zHpNEuFUPQ2U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WHzsLGN4DlBCZGRhuEZcvcEYyfU2ayaqgF8azs5kce4eh9N51hULOnnA3fI3+2t+CKAw+sFNNXz1cFg4bHBE2lmecefL8j27LXo8hpX4MXFPXBbXKEgo99ERsE+1fsiNCa1nFXOwv8EVQ6x2ihhyS0u9NsEOt8HdOPzQZ3OJPnY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=t1+XQ1ME; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="t1+XQ1ME" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-432d256c2e6so6427697f8f.3 for ; Wed, 28 Jan 2026 02:33:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769596401; x=1770201201; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wzDb8w4TdLl7KCZAoNHpNxgDvjCsTC5vA7W7EaIdUuY=; b=t1+XQ1MEH3wolfK/Hj+i4H8N84oFwJIwlSM1P+pgTBMcMjWhS5mSzb9q7UebLB5fo7 DSmRgxdFnTexR+/a+sZLKg5KiA9TU+X4OU/mQcko+I2GbDboW0voswtdTsE3DcsHgqri D2yRi+6zWY5cCj4pv/V35KJa8PLyZeJZodLeOook/syWnCKkM2OaYbQ2tF9a7dVk2u/A aGEij1D41FYOg47Xo7J2OrVACTO/zwTPQOm12sWuUk/Ok+NFyGO44NKowI36zTQZTODn 4aWvCPN/W2bvQ0NjV9Ys1DfxnGUNv5Cq5COk67HnZMmY4unsfKzU+QrDhZxwfxK66aPi huYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769596401; x=1770201201; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wzDb8w4TdLl7KCZAoNHpNxgDvjCsTC5vA7W7EaIdUuY=; b=QwVVnGSGjf1GhR6owAusf1V4tEILRlvQp6QDu3MzUX7vH5/qQymnj9RCEfB/0eqkxP ASvX/sde7h7N8qlFgQGyj9YfK7C+2UCc8iVEwB+Zhr7yNGRUpKxGLdanj4SFk1kbYv8s fiyR1gWvmVac/zA2GnJJOY9KFw1VLaTUerixBFSWjRz7v7zhWlsErTPtGkXFvH9vaVop Lz2apvK3OShb2GdFlFWpf7cP80n8y0q8Fsus+AVnguKMr61ngL6gfPASiMlsykE1wjnk pU31beWxiDt2PIwFePMTEaxXhzrbu8gioP+w7UAagFyPTGPr9WVpKDQk3FEUty9jizfz HF8w== X-Forwarded-Encrypted: i=1; AJvYcCVY4RiMxuFeqykPOAcfqPkv0bUnebek+4thLK7t9ANPEuKhAX/1JPisUduLme70CSeUlJ0fAS+V8WEyndc=@vger.kernel.org X-Gm-Message-State: AOJu0YzCQtFavoxwyowSB93G9JNsrv7TEe3S530Bb2ov5939xYs9NyWq XNKk8CwFEvfdlVb9pinXO5aHLD7W0TKHY18Qi4smiDeAi8eS3+xlwDrYXAlbbgwVlSc= X-Gm-Gg: AZuq6aIc6oJ1uny9ISVEnyeR/2EJKJGUiSQcdfNmivbs+7jM0b7tQ4fdr9VGqja3Zng Qcdj72fd1RXZZSQm2OiEkQyEiZphtNCiGPKkXMy90j5excq7dSwHWC0lBNhTBzFHndcMPBoWaDW EYDRLVLf7KG1OgOtGoMYkUNOKVfrbr2a5/DHg7l3ymsomIIwZBU8x89qgUzSMX6oOLOJl7+/c0i uUAHxHzneGF3kQG1GbsLDC7KgfLb2R67NFMkxOZZGk/WVJBZ3ukbXhNC2QAzCfb9LIhhfHNbytd HnLIQmc728FSzIFH3eLWaXCzFmGkWz1LdXCYXa2PMziD9e3/iR+92s8R4LDNA2hJqagSEEzzvNq mFYXQcCFXWiZwZ4Ao4PkUHS9Pf7+6IxYSS8SKzDdXFQ/3lNSJ63rRrqOYbzdYxO/+CxbxmzOrpb r27+VdGfyanGATbF47kYyy7n2t35gDmYg= X-Received: by 2002:a5d:5d13:0:b0:42f:bbc6:eda2 with SMTP id ffacd0b85a97d-435dd1c1307mr7044284f8f.40.1769596400916; Wed, 28 Jan 2026 02:33:20 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:3d9:2080:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e132356dsm6241692f8f.33.2026.01.28.02.33.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 02:33:20 -0800 (PST) From: Neil Armstrong Date: Wed, 28 Jan 2026 11:33:16 +0100 Subject: [PATCH 1/3] arm64: dts: qcom: sm8650: update the cpus capacity-dmips-mhz Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260128-topic-sm8650-upstream-cpu-props-v1-1-9fbb5efe7f07@linaro.org> References: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> In-Reply-To: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2395; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=+jf37To92deX2h/HSpZ3cBfbrAaB8q7zHpNEuFUPQ2U=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBpeeXu1uH/j/sSPy8Q6S3vk0E0py92yyl5Av6nnwzE ZLUayDeJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCaXnl7gAKCRB33NvayMhJ0Zk9EA DQ6nbGnk/tLctx1opJs1v/Hx60ZO/HcSPQ0O4b4NE82H8f3mw5ehI8bSF/VeZxe8beeTt7uyWhbKDU r9JKWRIxUBKTei8dTm1u5BGVwkRZwrzfpxL9EsPBvxIV35sSTP5doDs0uy1cZtbfJE0yKoNGZNTB6I dyE/TKMVIcnzXbCUif7jqZu399uI/bd8EP0C989yX59SV/pvjSPHgsF6uj/YNqMnz6RVS1bHFQdMdb WPWi7DUo17/Q7O2nsb37eiBQOyD3/IWFkqVN63pbCpCO2xgM6MtG6ebCUf3VCv3vSRmhcbrpmcvweq RuC4xUZ2lhGv3T1J1ee0KBP8wflqjVZWMkmVfqgalM9B5KlJ5/CH1+G2slQuOz7ZPShonEj7bEB9Hz WbEUmFcn/Bbicv15hUj4uRIt5Ob9h0ltyu/U2FHhsELSNmU5fphbjwyOTYsl988tZqc//VdjkPyvzG BNwR16VBvMfFUtzYQ2n5qAL2LvHFa8eog09GZreNvcBh0cUfv3raPsIDwebp/tuqvUsCfxSyRRlH9X PDS7chhmV/Ck8iVFTor9KK0e9v32E7E3fdeq3b8EX7Nl3DrNvH0nQnA2ZF77EBuhDD9oldIjr00Vpg IbxDZmse2PBPWVCHISa07L+a/x5iG3mFsyKyZWAR+vl5o7mAlatPvhJvBuYA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE After some more advanced benchmarks with Integer, Floaring Point, Encryption, Compression, NEON, ... on the A520, A720 and X4 cpus, the median gain with the same frequency range is: - 281% of A720 over A520 - 126% of X4 over A720 When adjusted with the frequency delta, we get better values describing the difference in capacity, showing the weakness of the A520 designed for very small tasks while the A720 and X4 are much more powerful. Signed-off-by: Neil Armstrong Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index f8e1950a74ac..8671c25dd68f 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -153,7 +153,7 @@ cpu2: cpu@200 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_200>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 3>; @@ -189,7 +189,7 @@ cpu3: cpu@300 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_300>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 3>; @@ -225,7 +225,7 @@ cpu4: cpu@400 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_400>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 3>; @@ -261,7 +261,7 @@ cpu5: cpu@500 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_500>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 1>; @@ -297,7 +297,7 @@ cpu6: cpu@600 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_600>; - capacity-dmips-mhz =3D <1792>; + capacity-dmips-mhz =3D <2909>; dynamic-power-coefficient =3D <238>; =20 qcom,freq-domain =3D <&cpufreq_hw 1>; @@ -333,7 +333,7 @@ cpu7: cpu@700 { =20 enable-method =3D "psci"; next-level-cache =3D <&l2_700>; - capacity-dmips-mhz =3D <1894>; + capacity-dmips-mhz =3D <3591>; dynamic-power-coefficient =3D <588>; =20 qcom,freq-domain =3D <&cpufreq_hw 2>; --=20 2.34.1 From nobody Sat Feb 7 05:49:19 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FD672F7AAC for ; Wed, 28 Jan 2026 10:33:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596405; cv=none; b=X7fahSE8TSOYjZvey1E6CLVKs7mbIA0YCZLf/cxI44ZATxTzVT1R2dKyCeLsqMgUC4DE1qQlFj50ehPJe0gk5ZDfucX8+Dyf/Wrmct8lT3OXntnQb/c+0N8VN0kAN8djPQpSSdRJm55ttwXkc+wLAW3OeatULeGpHm7Q/nAFZ6I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596405; c=relaxed/simple; bh=NTt92laGBXWa0dXkz821jS+e4ktZkVNCs2eds0MYEEw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VFJMzcphrrhkuvaG6pjqEWQlTyXdynhpdlgbuuo0WxlVpDTj69c8lHGd6PgmZE2J05JDlN9iAy9Pm8LKe2FznL0ksBt7qXtCloUPzciPU5G/CYCuhpkDu3b+SSFL6ZaNWk28iGZSq7588+OYmcEM+wX6Cs67fQa60M0jOYroumM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KMX7uLwt; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KMX7uLwt" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-47ee07570deso51276175e9.1 for ; Wed, 28 Jan 2026 02:33:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769596402; x=1770201202; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=AZKhZYCrGgSV5qxzyJJ87NXFvhprZ3awbdJBkiwYbV0=; b=KMX7uLwtZsWYI2pLrnEJJgcDIeyw5blcDDBu20xQIEEKilresGm8u6520VPntGodk0 VY+YnyRbBJmNUJ4V8I2EXLcxrhe69boFToTuRc+jL7a5dbSWVhr9ewe2QRgfGgxslqZf Npnvp0Xs9dbkIyn8HkILuzQG6pUdKUEU0q4z4/LDuIneJ+Do+sRQOLpqv5AlSF+YEBKt QNFnXM5y20abrYP2y6XPoHCpxKE3g0FN75GlIOqxsTD3rYVqyslLHEY/F0bnHUd+MPX7 1AMZVk5JPt7pOil8yhHJf02Ujfmf79EZQ4eVXICS44P6j52l/avf5nwAUgGy1QGSV8wp V3Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769596402; x=1770201202; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=AZKhZYCrGgSV5qxzyJJ87NXFvhprZ3awbdJBkiwYbV0=; b=UDk88jIruiiVCJCFQ4xdSVGhkKSPTSE6e75qV4OpWmvnCYf0MDPqIjEFDHSVsRcwtz yRUzFz6fMvhhIsVhovlnM6rbC67L62RI50r8fXQC4YMM7TN8SnNUR97i9RxZZhc2dRAl tJzvFRcVziz+R0aqScwgp/I/+7zI0mYVnranU3+YB3ysDKGpYrX7ZNSGRnsBjntY0gkg OvSEG63gIwslE8AQVJdaPapS93yMCUut6wsB37Mb4vQkXnwajS6VYgSjCD0d06FweN2k OUyL4nmDk7zEalQgaUixiRZuGALsv+LhfZc6bJELS73VZM+8lZQai1hhvhcmNxUGgkSJ BQ1Q== X-Forwarded-Encrypted: i=1; AJvYcCWOMfDvfcudNcBujujvCXu+Yfa0VT76HtG9i2PYjJba9gtZx16FsrrT50iShWuCxS9QvcFYd+xLM2kLECM=@vger.kernel.org X-Gm-Message-State: AOJu0YyYYCQ2y+FZdwoI7Y2Ha/hHiKuhVdbWmiNLAiLmKKMQFIuP5LBb yTCGP0eO7SGT7pSxx1R/rdFDN9ppwCMaKH2CdFg2TG3GKx38INM1NKkyiOIiTfpu+mRtN+ZkfP6 +KzXf X-Gm-Gg: AZuq6aJq00XqwsL1mUK3pSjP2GcN14w9Xq6wMovSQabaq/5oSXIegh9qOh4FehBWRra wxrgLarHigVF/Ky/Bd/n4CRx9BED2O5tJR/EenrR/N7QzNEb96NIhFOROPXmk2AqMQlJ94/5YuG gb7hWmPIQ68GNSPnyaDwagT2/RIF5anpBqlgURIn+SvHZMgS7t7ElaS1JMfdasgJbRH3hIA3OmS RyaCr7IAzFWzBPnm3UUtKAZxcdB22qsAuIawcAAanVNNmoBoACHhkhzlUp+vBB+DTLCssxRXCe+ rUdz+TJxQv+BNa8e8kbSxt6FmW4xAAt3fm7MU5fmMPVi3F7EN/6G8ICuoal0379hvyzyfcjyezF /tygJp6AsLCWPYrbyCj7lgd2fk3HH5go1c8LTfP0jCSa43hwBQbV0eyfqggWjMAj4KPbCADQ+QX 8YzOhLLM5NAeQFnqTB1I4EWylhhllKsvA= X-Received: by 2002:a05:600c:1d16:b0:47a:8088:439c with SMTP id 5b1f17b1804b1-48069c9ec08mr66603525e9.35.1769596402191; Wed, 28 Jan 2026 02:33:22 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:3d9:2080:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e132356dsm6241692f8f.33.2026.01.28.02.33.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 02:33:21 -0800 (PST) From: Neil Armstrong Date: Wed, 28 Jan 2026 11:33:17 +0100 Subject: [PATCH 2/3] arm64: dts: qcom: sm8650: add CPU cache size properties Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260128-topic-sm8650-upstream-cpu-props-v1-2-9fbb5efe7f07@linaro.org> References: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> In-Reply-To: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4680; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=NTt92laGBXWa0dXkz821jS+e4ktZkVNCs2eds0MYEEw=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBpeeXund8wUunw3MVwyirTyS3bly+wNI7jZ3rG3N/z oz2zRz6JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCaXnl7gAKCRB33NvayMhJ0bJfD/ wL96X2/VTV/Cx7MTWUbHACD6rX4oqVHql99OTq6Fxh8oU/aiPBfWx1GwpQ48hH/RCEdJcdJw4f8k7i d9GESHE6MXgZXaQw3KkYC8rvfYmV/jl19Npag6YSpI9/WS1oE5QktpaSIhA6qlPwPYm5TT0Ext3TOn 3P2waGtgJ+5F5QwmUlutunVtMW59vWp+hnUL57U9atQFLe6pRbVSoZFWFOBwJVZ3h1UZs7w9isIERn 6hbo04+VSmXAU0p6mkTloSZZP/SFCx+XJHYsCw9KFlfJDwfrJLOVQU1mRUFBFu1TgClaJBNuffYsCI fMb4Iq2tHFNBVz7FhtTBOAGectzWEr7B5b0JacB55o9BSuZIIKxaF6kgDQJy/1pZTvrb3dd+kYz4ws 6z9KCZww43b9tO2lpEOl5Hcd8wJ8v/tlTyATzLLI4UUd3dCRiOLtPwnLPXm3nx0cBwieWKpa9344LP PgqhmkZggFT/DSXcdXVRZIE1Kaoyek74Neak9ubD7jXQY/9LH8OyFM/WhGjbMsxaXQ6//x0s1TNmh3 KrJygiwy6FRhO/xRUzB6v+KHE1ibEvFOp1oDIHiTyPTNxsCKWWOoqMj5SmLC5bSTWNtkW8FapDzN5a o0ZOZn2tqxmPOfX/oCgV/B6Uzv1fzH5lDHWZus2N3tOOBAKwtFNJzp5BTLtw== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the L1 cache size and its line size (cache-size and cache-line-size) with the corresponding L1-I cache and L1-D cache. L1 cache is unified, but clidr_el1 register (get_cache_type) tells that L1 cache is separated (CACHE_TYPE_SEPARATE), add i-cache-line-size and d-cache-line-size and cache-line-size of L3 cache is specified. All cache line sizes were confirmed by checking ccsidr_el1. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 56 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 56 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index 8671c25dd68f..f8563ec79dc6 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -75,6 +75,11 @@ cpu0: cpu@0 { compatible =3D "arm,cortex-a520"; reg =3D <0 0>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 0>; =20 power-domains =3D <&cpu_pd0>; @@ -103,11 +108,15 @@ l2_0: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <262144>; + cache-line-size =3D <64>; =20 l3_0: l3-cache { compatible =3D "cache"; cache-level =3D <3>; cache-unified; + cache-size =3D <12582912>; + cache-line-size =3D <64>; }; }; }; @@ -117,6 +126,11 @@ cpu1: cpu@100 { compatible =3D "arm,cortex-a520"; reg =3D <0 0x100>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 0>; =20 power-domains =3D <&cpu_pd1>; @@ -146,6 +160,11 @@ cpu2: cpu@200 { compatible =3D "arm,cortex-a720"; reg =3D <0 0x200>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 3>; =20 power-domains =3D <&cpu_pd2>; @@ -174,6 +193,8 @@ l2_200: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <524288>; + cache-line-size =3D <64>; }; }; =20 @@ -182,6 +203,11 @@ cpu3: cpu@300 { compatible =3D "arm,cortex-a720"; reg =3D <0 0x300>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 3>; =20 power-domains =3D <&cpu_pd3>; @@ -210,6 +236,8 @@ l2_300: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <524288>; + cache-line-size =3D <64>; }; }; =20 @@ -218,6 +246,11 @@ cpu4: cpu@400 { compatible =3D "arm,cortex-a720"; reg =3D <0 0x400>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 3>; =20 power-domains =3D <&cpu_pd4>; @@ -246,6 +279,8 @@ l2_400: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <524288>; + cache-line-size =3D <64>; }; }; =20 @@ -254,6 +289,11 @@ cpu5: cpu@500 { compatible =3D "arm,cortex-a720"; reg =3D <0 0x500>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 1>; =20 power-domains =3D <&cpu_pd5>; @@ -282,6 +322,8 @@ l2_500: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <524288>; + cache-line-size =3D <64>; }; }; =20 @@ -290,6 +332,11 @@ cpu6: cpu@600 { compatible =3D "arm,cortex-a720"; reg =3D <0 0x600>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 1>; =20 power-domains =3D <&cpu_pd6>; @@ -318,6 +365,8 @@ l2_600: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <524288>; + cache-line-size =3D <64>; }; }; =20 @@ -326,6 +375,11 @@ cpu7: cpu@700 { compatible =3D "arm,cortex-x4"; reg =3D <0 0x700>; =20 + i-cache-size =3D <65536>; + i-cache-line-size =3D <64>; + d-cache-size =3D <65536>; + d-cache-line-size =3D <64>; + clocks =3D <&cpufreq_hw 2>; =20 power-domains =3D <&cpu_pd7>; @@ -354,6 +408,8 @@ l2_700: l2-cache { cache-level =3D <2>; cache-unified; next-level-cache =3D <&l3_0>; + cache-size =3D <2097152>; + cache-line-size =3D <64>; }; }; =20 --=20 2.34.1 From nobody Sat Feb 7 05:49:19 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA6A42D3750 for ; Wed, 28 Jan 2026 10:33:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596406; cv=none; b=VkcGg9HF5U+acbolmrqkbZgUt/tskCBn7SzoBwipqhajkmrgeHbfvr0k0avO96arLu4h3hIo4aDYK7Ob2Dyz5UAfREzkI/PZXb1ZHOwFIQKcz6c7cE24CyCVwy7RuW1SW0eOqcwlG8GBuZf3jAp58Bs60DG7yAewQ0u7tpJQhMQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769596406; c=relaxed/simple; bh=ggM0lmW6cYYlFM//90YRvoXSRybaUBcYX+3iqltLc8s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=htX4qqaegNfPdtd4deWObbXXJGgtPOi0/v6lRICq58VLqJYSW3YoKNd/6MF8JaPsd/BpzjEvBv8+tBOiCSrvrFR0a4rsNxV79AfGBes6bNTb7+S+Gca/iOC0mwDHyD6vEr/8C6VyzG57K5MOuxUynvMra2dJ1nc1JitXTusQoFI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Iy8y8AcA; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Iy8y8AcA" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42fb4eeb482so4579090f8f.0 for ; Wed, 28 Jan 2026 02:33:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769596403; x=1770201203; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=K+MjNhLJgCjFiDuewhrwX20BQhE/Cx/HeW2YHayAgIQ=; b=Iy8y8AcAmxusgwhMjluzs4TpjC6A9Jt7ZSyF7OynCuvmGw7kVioSdTCAMNMKAqyPyi G4R1O+9whca7LxM1N3WcfFFh1W6NsAujJEmk03SnDwENHjeg7G8TxU0qx7L4vBK5VUhR /FDOIvQ94PUYD54Pn+0deyUcdCNoxdDJEpYf3tuI+h6KovVPxA2qnO6nLzT/dYwDctps fropR0th5lClQkX/BynsAZRpGKPyjfUiWflIxh4P3bFK2Gg1+dLsPp05+0evlGdwILoE ++wlxntPKxbU4twvPgWNrd85dI4k8M28C0Jfc1XlXWqww9HbMy9J6BukVKoFTjGSU2re v8iQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769596403; x=1770201203; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=K+MjNhLJgCjFiDuewhrwX20BQhE/Cx/HeW2YHayAgIQ=; b=BaJZPeJ+Tp6aaW57fi3C9X+QHGfADrwCe/R/4B4dHwoam9HSxTtQ6v+dYod2XLpaYQ 8WUYl1tYEdwa60K04osXqmzWo4F1MHdv0M/R/2YQRlBmkXjg9gWcUkkqazhIXcDHOe/f ETXQBTYCrspoGzrRamge5Zy9lp8fQrOZ0P+SUHUQ0UOLgibn7neRmcd8/EN2zt+9tfP1 1Wm9BnBMolkWlHP3iX+YUzcBAllL5gyC5zNsYvICx0ZpUyQ/286tzIv0meSFGru8qmdK Mttb0Zz5AKVTUhh/K/Jau/mOPdrqbvsIdYIpPGmL41GISrX91XB+eoEkwtvzSQPw3L1l bQZA== X-Forwarded-Encrypted: i=1; AJvYcCWhORpF3dV3sgazIO0mrUI7uTkDnPkw351l33nfoNHqWV0e/hFTOaOKHQ85YR69NmrHyHfgWktEYdh9/Z0=@vger.kernel.org X-Gm-Message-State: AOJu0YxoxL4L852TwsR6xw8T6rT5Vv69tN1WbtB/m2PayIOds0GiTTgw L2LQl7uYFthWMDU+SiDxgwWU1jIGfHivSRGhaRj2iA/kQLCHnh8onzRlkwfDQ5gsmWc= X-Gm-Gg: AZuq6aICW6Jk6ooWLiTtbFlz3HV8tPdGrVC8qlsIw4RWZx6oWsLcEtB3yvq6g+pKkD/ Bhvpn0Gb6FxAuQlbkWcHbpkT6JqIjRpbNMKQpVSwk3saruumB/RJSFwgbEib8McQJPE8Ee2BSKv CVNCripbzNVDYBiVb4N13iDiQatGiN1ZXtvQV6p8aP+z7S4Yy3obiY4UV8VhaD0r4X9FP+3xEOU c5x5Wvg/vlalvZzIJTwUrcnpMmchQaCtl0TuNwzZyDhCTA3EwXg1lVSJ3AVVTgeqcgDpr6HRn9O pDn32W7JKmEqxGfGl2k5duSIWzG6JRAvTy6eV2ptqPHlpY/7VjtRC/ezi1o/SEVtePUszXVOGA9 Lbm8u3ySugNBDYSMktA8VsKPj4Ha4TUNjz9pnUtIUahVBJokBdzbkHExxb1anv+DQxKOZehC13+ Tfil7qGPHqH/jihm+fvRgj9+cnii/1ePM= X-Received: by 2002:a05:6000:186d:b0:430:f985:a7b2 with SMTP id ffacd0b85a97d-435dd1cc3f6mr6537266f8f.51.1769596403031; Wed, 28 Jan 2026 02:33:23 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:3d9:2080:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e132356dsm6241692f8f.33.2026.01.28.02.33.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 02:33:22 -0800 (PST) From: Neil Armstrong Date: Wed, 28 Jan 2026 11:33:18 +0100 Subject: [PATCH 3/3] arm64: dts: qcom: sm8650: fix soundwire ports properties Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260128-topic-sm8650-upstream-cpu-props-v1-3-9fbb5efe7f07@linaro.org> References: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> In-Reply-To: <20260128-topic-sm8650-upstream-cpu-props-v1-0-9fbb5efe7f07@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4260; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=ggM0lmW6cYYlFM//90YRvoXSRybaUBcYX+3iqltLc8s=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBpeeXvrAtJIixC2ZibxfHOk7lufEOK0S4hm1qUFsjb sW7HJsSJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCaXnl7wAKCRB33NvayMhJ0XqLD/ sFD7oLGxtH7I7XlW0nWH4vSGZOvL5toZ3a3YCIhCXoTF0nyUQ/Ac5faKxMAyutgioHEZm10+TKMYD9 7UOtmbdDPnwEnIS5MhxoWYblcq1pcfv/0rIXV4JH7WG6hgbO1ANXEomBHsu490uBjGUowoQty1CR6q 7liGstlXN+BEbwLemqHYVtoawaAMQK7gshJREnaIvlXLTRjqTaj9oDNXR4ckH75kgISQ2lJt6CoZFm Xvv/1BAzAP0Q3I5QBfwfJbSrgNul3us5T8DPpeirdFqXRzF9F3Lu6KwwmqgcO7RWjtYDNRkaJhY+0+ 0cBHBCEaz5CsP+qvyGpSZnE14s++YvIFvP84c2DcvsEgb0OTcR6F/FhV0eWzNfWsezEChoAcJf+nF3 nkJekFapPWuNtzkldVX5fywh/tYcaSqI6w67rJLsaZVWEB68tQi2qT5T1qodIsNMgAYaPEE6kut3MK 5jNnrggi8ykBqW8cMa8bOx0uFZrrxTztoVNm42IG0dg6HcJADHHwx4v2QQ56ltil99UQk6c7P07iG8 xJOhya/OiavEav6BSQ2r3fHpAdNalJ+9mqCtzl77EwAPQ2VQVJ/iDU3Hlx89tb+uVXA/TX8f7OsWLU YzAocK3fj471BoNL2KHpDMntBiqlUb4f7OTV2Zkp8YIO34gOmFjtFdata+XA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Since commit 9e53a66a2f2f ("soundwire: qcom: deprecate qcom,din/out-ports"), the ports are checked against the actul hardware configuration, leading to: qcom-soundwire 6ad0000.soundwire: din-ports (0) mismatch with controller (1) qcom-soundwire 6d30000.soundwire: dout-ports (0) mismatch with controller (= 1) Fix the ports count and properties of the corresponding soundwire controllers. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650.dtsi | 42 ++++++++++++++++++--------------= ---- 1 file changed, 21 insertions(+), 21 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index f8563ec79dc6..3ddb5c3f097c 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -4728,18 +4728,18 @@ swr1: soundwire@6ad0000 { pinctrl-0 =3D <&rx_swr_active>; pinctrl-names =3D "default"; =20 - qcom,din-ports =3D <0>; + qcom,din-ports =3D <1>; qcom,dout-ports =3D <11>; =20 - qcom,ports-sinterval =3D /bits/ 16 <0x03 0x1f 0x1f 0x07 0x03 0xff 0xff= 0x31 0xff 0xff 0xff>; - qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x0b 0x09 0x01 0xff 0xff 0x= 00 0xff 0xff 0xff>; - qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x0b 0x00 0x00 0xff 0xff 0x= 00 0xff 0xff 0xff>; - qcom,ports-hstart =3D /bits/ 8 <0xff 0x03 0xff 0xff 0xff 0xff 0xff 0x0= 0 0xff 0xff 0xff>; - qcom,ports-hstop =3D /bits/ 8 <0xff 0x06 0xff 0xff 0xff 0xff 0xff 0x0f= 0xff 0xff 0xff>; - qcom,ports-word-length =3D /bits/ 8 <0x01 0x07 0x04 0xff 0xff 0xff 0xff= 0x18 0xff 0xff 0xff>; - qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0x00 0x01 0xff 0xff 0xff = 0xff 0x01 0xff 0xff 0xff>; - qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0x01 0x03 0xf= f 0xff 0x00 0xff 0xff 0xff>; - qcom,ports-lane-control =3D /bits/ 8 <0x01 0x00 0x00 0x00 0x00 0xff 0xf= f 0x01 0xff 0xff 0xff>; + qcom,ports-sinterval =3D /bits/ 16 <0x03 0x1f 0x1f 0x07 0x03 0xff 0xff= 0x31 0xff 0xff 0xff 0xff>; + qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x0b 0x09 0x01 0xff 0xff 0x= 00 0xff 0xff 0xff 0xff>; + qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x0b 0x00 0x00 0xff 0xff 0x= 00 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0x03 0xff 0xff 0xff 0xff 0xff 0x0= 0 0xff 0xff 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0x06 0xff 0xff 0xff 0xff 0xff 0x0f= 0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0x01 0x07 0x04 0xff 0xff 0xff 0xff= 0x18 0xff 0xff 0xff 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0x00 0x01 0xff 0xff 0xff = 0xff 0x01 0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0x01 0x03 0xf= f 0xff 0x00 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0x01 0x00 0x00 0x00 0x00 0xff 0xf= f 0x01 0xff 0xff 0xff 0xff>; =20 #address-cells =3D <2>; #size-cells =3D <0>; @@ -4825,17 +4825,17 @@ swr2: soundwire@6d30000 { pinctrl-names =3D "default"; =20 qcom,din-ports =3D <4>; - qcom,dout-ports =3D <0>; - - qcom,ports-sinterval-low =3D /bits/ 8 <0x01 0x01 0x03 0x03>; - qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x01 0x01>; - qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x00 0x00>; - qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff>; - qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff>; - qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff>; - qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0xff 0xff 0xff>; - qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff>; - qcom,ports-lane-control =3D /bits/ 8 <0x01 0x02 0x00 0x00>; + qcom,dout-ports =3D <1>; + + qcom,ports-sinterval-low =3D /bits/ 8 <0x00 0x01 0x01 0x03 0x03>; + qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x00 0x01 0x01>; + qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x00 0x00 0x00>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0x01 0x02 0x00 0x00>; =20 #address-cells =3D <2>; #size-cells =3D <0>; --=20 2.34.1