From nobody Sat Feb 7 09:30:31 2026 Received: from mail-pg1-f172.google.com (mail-pg1-f172.google.com [209.85.215.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7388D2D6605 for ; Wed, 28 Jan 2026 15:36:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769614581; cv=none; b=VmAwFjlZl/LR+NAtKa0PhVYMm4s92YT73tTqbu8i3t8tpnTy+BwPa5nVRqwqyLE47AMn01tVY+LpkiGToxPSlPzhMGdRbNTSgOGyrgE1VPT6xkALrbL2UX58W3/eg4Ck+F6lrYouZta3918JBrpyHdk2/0nQ6X2e0D4QBgC/Rh4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769614581; c=relaxed/simple; bh=RBTf5SpmW6wB8sbqGZJyrTpu2MaeLlNvD3QCGNKoHJI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=orceLiCPZbD1cO/63yCZWJX6zjuUn6jkrhCR/sadPfjTP5dhFrlMgJ7+/cUacf+mLvwfVdVfF1ws/e/hTYcTncw7dfh57ZwzAcH7UXwCtIMTG3EaGPY5Vwt/OjoTQl4uCxt8JrZP6cy5BWXop6c/u2N0qPRFZhL6GoIT0iXd3Dg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FicnEhqu; arc=none smtp.client-ip=209.85.215.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FicnEhqu" Received: by mail-pg1-f172.google.com with SMTP id 41be03b00d2f7-c613161b489so2802982a12.0 for ; Wed, 28 Jan 2026 07:36:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769614580; x=1770219380; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=nuofcrz98MXCzhxYxay1gJcoLhghs/UDg58+L67iybc=; b=FicnEhquhUbXer9bW8IrLnQTUCoN77P6LKneOn3lEvNbkKmvc3RyTi7tL+tb81v5SS KS/XmXjqjyLnBD0LRB/wD2keUMdU9eC4m3lOgND6+rPToQiRYqWdcVck8A6De8u8AKUj 4Wd8bMKA3FqF5KYOiQr9/UvHyXOVeJ/yZ/8evxWu7XOrXr57s9obfbGhZqvjZbxqBet/ 5lb+ZVy5vmTy90mojDliSCTiImRFh5HOWzSl62tNPfDhdgM8ZkAVra3Bv12P6vRZzTE4 5snjJ7qQoujcf0N0lWfNvdHbMXYLAZBrPB0Fhop0D5ZoFjZ1cPnowyLgBv2hzrB5Vplz 5UlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769614580; x=1770219380; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=nuofcrz98MXCzhxYxay1gJcoLhghs/UDg58+L67iybc=; b=ri6JsCiO87UambQIqLW5J3612BWb04hHVo7S8jR7kwMWR2pDNqJFxJs0iEIot6KLfy rrcVCWl9CrrqTnK70TLo3PpCRKkGESO9pGqUs4RXNLIBXOVLovhzNcczMSkXOtF1PjO1 FHgWVUoGKP4JBJMRn4WQ/Al238LGY79bSOPWmwukdN/RxJ7A0NKjb6e5kD8NHiYkNlOZ HjdD1DiZn/cW1YqZh1W+Y9pnNJk/VQ4FgjFdq8fYN84L/dTKzC7qKbrc+U13BSNpmZx5 zx1VmezRRqL3ORXx7Ua/AmNDdexWlNrlsuoX9lcj01ndocRJYpPKruB+l56HBiSZK/Ej EjOg== X-Forwarded-Encrypted: i=1; AJvYcCUe55C9DaRa5aLgyNuLSvraco3uiTPRzYA8O9cjn39HXW6L06Lhlm+Tp24sIyp62y11jNOF1r6gMr5RzT8=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9WWnByn+wkXDltZHmjW5QgewRIJhtTZvc1bCWKT+CjB9kpnHz VLKUImeWqcuRzLmgQtMUlo3cIrR4PTCP/1r/7OW2GoBn46Sl0wt0BarVc48+Dw== X-Gm-Gg: AZuq6aLFaZLlXJcCka+JMU4AmkfOBwa/cMNatvsfcU3kDPErYuD/LZnEsmLqIpiSfDB QUInJpiRwPqBRNyhd+hpKkcqqkWAhmDEvsypThq9HZ61uZEQCksSvKBZgtqwhhPL7LetaEOAm6t rvAqCf7rrXyT8gaU6AHWsoCxDo5r/TQXp0ykvC894fDDuHFiHY+tXsReuq6bE32Y7OIJrNn3TRm coJFk6AkKojNbiGiFGuFcB45MsrMHjFwzREbB+h4OZhzYsErQeMDIh9VP/53ANYmChhhRg4U1eM kVRlBn4+T9pwQqNv9cB++5BX8Ucr6Pt+Nzj5cI8EMU+p9i7YPzkKHJbYsNs1Li989uIhuHOAhkA 8R6J7IxH12zFLbw4uhAILOgyk0fpkyfrdb0DEPZqKdkR6bYoKoG3RwQmcPdPAp7CyDaId6M/Iq8 eNclipOtgCNJlO+8mZd4Z99eG98JiMS3WMykw4L4bSw0iIlEQ= X-Received: by 2002:a17:90b:56c3:b0:32e:64ca:e84e with SMTP id 98e67ed59e1d1-353fecec28emr5232327a91.15.1769614579618; Wed, 28 Jan 2026 07:36:19 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.168.69.144]) by smtp.googlemail.com with ESMTPSA id 98e67ed59e1d1-35410ee55d1sm167976a91.3.2026.01.28.07.36.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 07:36:19 -0800 (PST) From: Akhila YS Date: Wed, 28 Jan 2026 15:36:12 +0000 Subject: [PATCH v3] dt-bindings: mtd: mxic,multi-itfc-v009-nand-controller: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260128-mxic-nand-v3-1-c61764e85f60@gmail.com> X-B4-Tracking: v=1; b=H4sIAOssemkC/1WMywrCMBBFf6XM2kgyferK/xAXIcm0AzaVREKl9 N9NC0Jdnss9Z4HoArsI12KB4BJHnnyG8lSAGbTvnWCbGVBiIxWiGGc2wmtvRVuh6kqFtZMl5P8 rOOJ5b90fmQeO7yl89nRS2/qrNIdKUkKJum4tVVpa0u2tHzU/z2YaYaskPJrd0cRsNiQNXSpCs n/muq5fuG9HKdwAAAA= X-Change-ID: 20260122-mxic-nand-742183125e03 To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mason Yang Cc: linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Akhila YS X-Mailer: b4 0.14.3 Convert Macronix Raw NAND Controller Device Tree binding to DT Schema. Signed-off-by: Akhila YS Reviewed-by: Rob Herring (Arm) --- Changes in v3: - Fix errors detected by dt check. - Link to v2: https://lore.kernel.org/r/20260128-mxic-nand-v2-1-6f0cf94f2fd= 7@gmail.com Changes in v2: - Add "Mason Yang" as maintainer. - Link to v1: https://lore.kernel.org/r/20260126-mxic-nand-v1-1-557df4a0dfa= 7@gmail.com --- .../mtd/mxic,multi-itfc-v009-nand-controller.yaml | 78 ++++++++++++++++++= ++++ .../devicetree/bindings/mtd/mxic-nand.txt | 36 ---------- 2 files changed, 78 insertions(+), 36 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/mxic,multi-itfc-v009-nan= d-controller.yaml b/Documentation/devicetree/bindings/mtd/mxic,multi-itfc-v= 009-nand-controller.yaml new file mode 100644 index 000000000000..81c041aa2610 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/mxic,multi-itfc-v009-nand-contr= oller.yaml @@ -0,0 +1,78 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause + +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/mxic,multi-itfc-v009-nand-controlle= r.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Macronix Raw NAND Controller + +maintainers: + - Mason Yang + +description: + The Macronix Multi-Interface Raw NAND Controller is a versatile flash + memory controller for embedding in SoCs, capable of interfacing with + various NAND devices. It requires dedicated clock inputs for core, data + transmit, and delayed transmit paths along with register space and an + interrupt line for operation. + +allOf: + - $ref: nand-controller.yaml# + +properties: + compatible: + const: mxic,multi-itfc-v009-nand-controller + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + clocks: + minItems: 3 + maxItems: 3 + + clock-names: + items: + - const: ps + - const: send + - const: send_dly + +required: + - compatible + - reg + - interrupts + - "#address-cells" + - "#size-cells" + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + #include + nand-controller@43c30000 { + compatible =3D "mxic,multi-itfc-v009-nand-controller"; + reg =3D <0x43c30000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts =3D ; + clocks =3D <&clkwizard 0>, <&clkwizard 1>, <&clkc 15>; + clock-names =3D "ps", "send", "send_dly"; + + nand@0 { + reg =3D <0>; + nand-ecc-mode =3D "soft"; + nand-ecc-algo =3D "bch"; + }; + }; +... diff --git a/Documentation/devicetree/bindings/mtd/mxic-nand.txt b/Document= ation/devicetree/bindings/mtd/mxic-nand.txt deleted file mode 100644 index 46c55295a3e6..000000000000 --- a/Documentation/devicetree/bindings/mtd/mxic-nand.txt +++ /dev/null @@ -1,36 +0,0 @@ -Macronix Raw NAND Controller Device Tree Bindings -------------------------------------------------- - -Required properties: -- compatible: should be "mxic,multi-itfc-v009-nand-controller" -- reg: should contain 1 entry for the registers -- #address-cells: should be set to 1 -- #size-cells: should be set to 0 -- interrupts: interrupt line connected to this raw NAND controller -- clock-names: should contain "ps", "send" and "send_dly" -- clocks: should contain 3 phandles for the "ps", "send" and - "send_dly" clocks - -Children nodes: -- children nodes represent the available NAND chips. - -See Documentation/devicetree/bindings/mtd/nand-controller.yaml -for more details on generic bindings. - -Example: - - nand: nand-controller@43c30000 { - compatible =3D "mxic,multi-itfc-v009-nand-controller"; - reg =3D <0x43c30000 0x10000>; - #address-cells =3D <1>; - #size-cells =3D <0>; - interrupts =3D ; - clocks =3D <&clkwizard 0>, <&clkwizard 1>, <&clkc 15>; - clock-names =3D "send", "send_dly", "ps"; - - nand@0 { - reg =3D <0>; - nand-ecc-mode =3D "soft"; - nand-ecc-algo =3D "bch"; - }; - }; --- base-commit: cc3aa43b44bdb43dfbac0fcb51c56594a11338a8 change-id: 20260122-mxic-nand-742183125e03 Best regards, --=20 Akhila YS