From nobody Sat Feb 7 09:35:01 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 32362331A45 for ; Tue, 27 Jan 2026 09:01:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769504513; cv=none; b=HKc2M8tGlXp9T9Ny6JmKTpF6xjOzeC63FeExS8wWQmbmJZqVDpUJc8Jac6rhCCpM8IzkLbAkc5POqsEzZ2DOUqRiemybgqeLPbY+hW+FJCnJagJcJ8XLr2a4R9SX4NjKXACuuZYyshBjGA4+ls320UBcpOB3B+32x9Qnci6v/hI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769504513; c=relaxed/simple; bh=Oik/qwTKsOA6npTm0TkNDx86wTm/52/PPO9Xasj6gTY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=m//VmnD4JrwJDxcf1fGGvnDBr3/KMw0eeAGm/sFNfGK0//9j3rKS3Ry8UFThc0MqP2CV8CjXpExtnp+GrQQX/tyy1ujwHG/y9hArrewf7J/BLK6auToCkvY0/9IaaHBtpflfQjmY9VSRfxQWnZLfF0N9ILRfQl70JnEn/FHqAzo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ltZ9Es4A; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=h/adpnTU; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ltZ9Es4A"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="h/adpnTU" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4U5YX171364 for ; Tue, 27 Jan 2026 09:01:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ITz6w/Q2w67Ducysc+bZG/olR38WeARfEZrkn5j4QzM=; b=ltZ9Es4AGHOwn0Dx BKzhQMERsyzO8iV+NG6a1o3O8h7UyMG+PsMJGaDo8Vkg2PenXk03Z6WsI05owVX1 Fasvclv3l6qyd30iwLWubjv8hC9jZxU4zY0lqrx19VXEJ1lqWUiQ/pOHiCPY5WOO 4WCuedSVtNiIVMjEEBakhbTQwr/D9Afmxb+Ort4ZLlbgaV5cydHjol2ksww3oZTx mvcXe/J3tbW6A4dCcZsj6z7MFq6OMT108WpKlH1062WOP4/kNMGawgCT4plK+TKI X+n+JMx//adIDq7tuX0o9p9oNa4J4DgZ1TXWAvymu859m1FjmR2UkP34mDY1NZcW oBlMyQ== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxf3a2404-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 09:01:50 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-81efa628efbso4932050b3a.1 for ; Tue, 27 Jan 2026 01:01:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769504510; x=1770109310; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ITz6w/Q2w67Ducysc+bZG/olR38WeARfEZrkn5j4QzM=; b=h/adpnTUUKY5cXD6CtlUbLu+3fDh9AfSvT4EsflaSTBsnrAsM7cdvfgfmELfzpxblD grl9NIpdzWIG2XZ85Eno0G/nyUIN2i0wQqcmn5I1WDwm1jBLX77eWwjIcb0pwklgJk0t 6NnnLZPAUUR+bmU1VbK8WgX92vS/wKKv8sba2aFXLt+ly7aXHii0n9WLwpHt5Lp76BR5 JXu4fADR2xXTseoaVLR3jh5+zI/eOO5XbzqrLFNGuaU1uNK8P6zERbwB+XFIiCasvN7m y1z3YZi9B56MRnlAGSoAm6yRFaGP/ABw/74Ls1qY/PKXiYk+gxRTiaKXpEZi0RZYLujk TWwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769504510; x=1770109310; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ITz6w/Q2w67Ducysc+bZG/olR38WeARfEZrkn5j4QzM=; b=oRDem8SYLEKd4jLAZEG51UOEzsvuzvcmNk1YN+ctdBUqIa7sbIX7dwuuIsjluR9AZ7 cKpLkod8xpOLbLxDLYDBcrZ5d+LNla7RFu/3h1UM9mL9ta6Ct0mep/QBz0TE5QGLgQyi UkktZNoPgKa23OPOcrMvwSFlhriunPx3r3CxoVaT6QF2cnMwFk0sArk5viZcpzgXaeqJ Xdvk+x3EZ5jOVIIC8y4aQjTQUSdA3jX5MfKQd6/SvtIHDnR8skCU6VkY3N3eIpET1W2f PMSujW2rb9fuOA2St6QlPkr+MyeJ+0rdPNzAe4AXxPCjDf6V90AQEAcDdii/0MAcJihJ iGPA== X-Forwarded-Encrypted: i=1; AJvYcCX73L493oM7ECJXhmHzmo4FFuVhH2G98dWjZMIWQSK2mLqMEM4y6qKt67ITD9UQiSx5EFhJSEsUJQPox8c=@vger.kernel.org X-Gm-Message-State: AOJu0YwfqsUpqNc93ICUgc1VLCZVWkr2Xx5lrJGDk3+azSbExMbL3elz 61sz11drQ4/WHP1V9ddecJayuFLpjG3BcI4I/4Yip335OqSHbsSrjjdrkJB5Dud0gd85RBcW8fy RsrBoy9ZD6OfaXQXv1lZaBoVpFB8eD5FOMCNHBMw8rG8zcsvWL3ei2O1aNhueA8S5ZIA= X-Gm-Gg: AZuq6aK9b6B6CrlDmQkGYtcstffUPO9LA+UY996B6Z5HuxhO4mbhxAN8nIlAK/J2K5c d2cjItfEKUPQyuIGT4qGBPDICMIgc+7Alx+gjOHxmZtqT3RM982LHV36KhmI0X/ZYMCUEhJqPfO RsQ+kARIQgYnmooeYpjGLBg7jRc30LMyPOJxAmnz5wtZINLV7lTzHozl/5awr+e/r6TD3PpD1dk lFn8Gik3it+sS7T17qjJKwcBMO+AUrGs3bYI/nJkoDVf1lmF9pePd90BZk3CCPN/yXb7Ruh8uEE OOgrkqZNAqAo5+QB82nkaQvo2TwCZ/K+QgsiAYzAOfgbTPFwupQ2QBMzIbFFBL5mFKHECdJdZm3 CRcp27AC1dDxfrAE8HTNaE/GmIe6h9+AoD451JvLntsQ= X-Received: by 2002:a05:6a00:1a17:b0:81b:c2b5:31a with SMTP id d2e1a72fcca58-823692bf878mr1087407b3a.53.1769504509695; Tue, 27 Jan 2026 01:01:49 -0800 (PST) X-Received: by 2002:a05:6a00:1a17:b0:81b:c2b5:31a with SMTP id d2e1a72fcca58-823692bf878mr1087369b3a.53.1769504509180; Tue, 27 Jan 2026 01:01:49 -0800 (PST) Received: from hu-okukatla-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8231873bf53sm11579228b3a.45.2026.01.27.01.01.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 01:01:48 -0800 (PST) From: Odelu Kukatla To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Raviteja Laggyshetty , Odelu Kukatla , Dmitry Baryshkov , Bartosz Golaszewski , linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mike Tipton Subject: [PATCH v2 1/3] dt-bindings: interconnect: qcom,qcs8300-rpmh: add clocks property to enable QoS Date: Tue, 27 Jan 2026 14:31:14 +0530 Message-ID: <20260127090116.1438780-2-odelu.kukatla@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260127090116.1438780-1-odelu.kukatla@oss.qualcomm.com> References: <20260127090116.1438780-1-odelu.kukatla@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA3MyBTYWx0ZWRfX8drSfTwO/KZn rVLHi6ZdIMdbPVsBrpGSEXpA+k77hvIYzh9276KpM8K61uegptWvzAZIPAisLuJZLFNVfk3MeUx OdDlgut9Sspergzzk4jdN5ksiE7Kd8JUbZIXtzN/vhQQK//QTfSSJSqLIH5CDYfDNUgkkL2XnjM nzJe/KDa+c2SM27+/dIaZZcMP8qa2VGgymQcD0Rz1EhntC45HRihydyfWzAXBKPgvKLTgUsBVX6 EW74smmL4lTSceoxf2tesbIXFlQw0RwWA0XgKzVa2FrSik2SZF053m76rrfaUIhjF5Fmn/vYwRD hNWPSW1o3jtdChtZnMKhiAWcCoSvFwdOA809ZN7p20MZWWnGQ7y+M7k8TObTw1n3GS/lG5V4kpa EsLOjp77bXXIgkXQQSKuyJhqhMixa9SpiuEXVoFLFL2A4Y8NmdJXz9uzmjJ/oO+FmojE7SJ2QoH +p8JIUZZn/XFRxiOVow== X-Proofpoint-ORIG-GUID: js56z0UX_1DBQCiwvVLMBQC_WMpSIO6b X-Proofpoint-GUID: js56z0UX_1DBQCiwvVLMBQC_WMpSIO6b X-Authority-Analysis: v=2.4 cv=a6k9NESF c=1 sm=1 tr=0 ts=69787efe cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=OrdcpLHLpR68xOABugYA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 phishscore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 clxscore=1015 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270073 Some QCS8300 interconnect nodes have QoS registers located inside a block whose interface is clock-gated. For those nodes, driver must enable the corresponding clock(s) before accessing the registers. Add the 'clocks' property so the driver can obtain and enable the required clock(s). Only interconnects that have clock=E2=80=91gated QoS register interface use this property; it is not applicable to all interconnect nodes. Signed-off-by: Odelu Kukatla Reviewed-by: Krzysztof Kozlowski --- .../interconnect/qcom,qcs8300-rpmh.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,qcs8300-rp= mh.yaml b/Documentation/devicetree/bindings/interconnect/qcom,qcs8300-rpmh.= yaml index e9f528d6d9a8..88fe17277110 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,qcs8300-rpmh.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,qcs8300-rpmh.yaml @@ -35,6 +35,10 @@ properties: reg: maxItems: 1 =20 + clocks: + minItems: 1 + maxItems: 4 + required: - compatible =20 @@ -54,6 +58,64 @@ allOf: required: - reg =20 + - if: + properties: + compatible: + contains: + enum: + - qcom,qcs8300-aggre1-noc + then: + properties: + clocks: + items: + - description: aggre UFS PHY AXI clock + - description: aggre QUP PRIM AXI clock + - description: aggre USB2 PRIM AXI clock + - description: aggre USB3 PRIM AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,qcs8300-aggre2-noc + then: + properties: + clocks: + items: + - description: RPMH CC IPA clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,qcs8300-gem-noc + then: + properties: + clocks: + items: + - description: GCC DDRSS GPU AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,qcs8300-clk-virt + - qcom,qcs8300-config-noc + - qcom,qcs8300-dc-noc + - qcom,qcs8300-gpdsp-anoc + - qcom,qcs8300-lpass-ag-noc + - qcom,qcs8300-mc-virt + - qcom,qcs8300-mmss-noc + - qcom,qcs8300-nspa-noc + - qcom,qcs8300-pcie-anoc + - qcom,qcs8300-system-noc + then: + properties: + clocks: false + unevaluatedProperties: false =20 examples: @@ -63,6 +125,7 @@ examples: reg =3D <0x9100000 0xf7080>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc_ddrss_gpu_axi_clk>; }; =20 clk_virt: interconnect-0 { --=20 2.43.0 From nobody Sat Feb 7 09:35:01 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C36F2332EB1 for ; Tue, 27 Jan 2026 09:01:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769504517; cv=none; b=iVu+ZJOkGt9/XXt0o/imAd2+JkRgwBHnRd1KsrU5VDdjrmUht3+MrQMSQsA0J97wopJf1Gzvp3/HSmmkTpRWicd2yNfdQgXBwO29wqmlRgmp+5OP54/Wp4tem4b4kYAKBeaosxA7Leiv5zyDawUM40rDOv0S6i/N5JdZqW3Ajnk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769504517; c=relaxed/simple; bh=56ae32zXAwB4yeJh7BN36GG8HpisYrjWcmiT0rFfBIw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=U/Ghbuq0sBkUnS4375k/i7E7bwemlAn8TcZjYcLyfuV54rNkAskDWH+unRN0yp1zGK8B3Y0W8YhAKFJwC587F/jQPG5cGf5g5OTASwU1he2abGHG2t32jyEdpD4jnFVtyF7VlrUuJmtFj68rpcw196rW5x8dJOpotj6OLcj7TX4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bueu+ub8; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PdG/yofo; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bueu+ub8"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PdG/yofo" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R87Ock2379343 for ; Tue, 27 Jan 2026 09:01:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=U12jOmQt/q2 c358pZqIplU94Mtdyqq3tugyJECKdPb8=; b=bueu+ub85hKXbZlm2FBfsq/qpNQ dK15MTXoUzT1NaR92kD72boV1nUbHtTtnpUI/xL5vdbVC5dA1MsFEfo5FwA47The laMV97XtBooO4nLK9Zh54fNoUa1g9cgjlx3+Hd7HOXYPcBaxjXTojfN+ZrIO5T2n qoP4abkoqLjtEKSbA0Nmd2nZhkcaQn8vdNEntA06QhecPTmKjetDdPnhEXvzFtbd 6d5Qu2FHCr6XsIc6W6BmmjbLYOj8hfJtSXoAgRKu5Hyib0MCKfQhfKHQIouX26PA Nd9zR+oBPe/MszPe/kWRKCLuQIU5WCH6ghl1I5kQNOWFOZNFWEoXM17Qulg== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxsjr860j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 09:01:55 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-34e5a9f0d6aso4892392a91.0 for ; Tue, 27 Jan 2026 01:01:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769504514; x=1770109314; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=U12jOmQt/q2c358pZqIplU94Mtdyqq3tugyJECKdPb8=; b=PdG/yofohI758kVbWFDADEbllevmZb0tubmooaUwcFuWZIVec5mAbEhyxgEo7scyxf /wVJBNt/G/aWotDrEYqD5Z+hb8bM1gtIQJfmjIIYg8xCO9rAmAKjkkhwOZmDn7qhxcej ZjGSYsqKZ+fF2YrPMa7Lv/RPQsCdtx28bIRa77RJ0z4wcjMRxSkYooH8nnEFjpkpVAbZ 1ZMmhWM1HYf2dfoxozOu3Qv/d6UtIbbMYRS3fuUZ+R/DKDGKK70c2gdZbpoparC0Dbmd ixyuG4p4nt5X4XIYKkr0b6McNu1efb7LgIE3Mt9BqB/UIyDNbkKWJMVtOX4U/9YCO0vu RgGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769504514; x=1770109314; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=U12jOmQt/q2c358pZqIplU94Mtdyqq3tugyJECKdPb8=; b=E2SMEQp/1UB+IYtXN516CWHZljUh5vhCBjN7kzZQeMbydQOOJcmjlzVfttDZBSWz+/ HAcNLuMn913jR4LRIeVBY/kit1HYfewzIvCy7g208wXPYFdlvee/oBCMzTCH6XLTOzrP cKC9VooIyNlvaZ65UGBQtyN26wudH3gV9rAb0BDJbI+iw6CTAdHp4C4Abj91Mx503JVK 2YVWnwll4IdNpzgUn5yBDpwCGZtL44Ly2lT9U48vL8ntU9oa2ohg/3eW48o9BJA5vpxJ ipgz/nGaQXRSMH3TF5y5Itg+lZL9gAprP6eVgpeK8VVORS+jzFz3mZUpT8NW3D8k0tal 26BQ== X-Forwarded-Encrypted: i=1; AJvYcCVGuBUaE8xqXkV+drA1vooXuF9XOZ+8A4/AB0A3oR4pynyaSE0N96eYlpC3cYugejKcULnTpFm0oeC0274=@vger.kernel.org X-Gm-Message-State: AOJu0YwEvhVnhqUfOgggxZRbNQzuzLskVinP+H1SE8sCWXcH3CHEPaxO rMQT4MnCcb4JYC1kuR7hfoAh9MipN+rmFoUNhKHKG6jGz07QA0OuCkvwbmgFh1HJNWI3DgEEoEj UcBhbI5urR6Auv1/Q0WIb9hMHwplhciincZczzXN9E5nEHcjp/14pS0TQgPcSD7QW1Gg= X-Gm-Gg: AZuq6aLLHmZna5PvWwy6/6d8Gy4Yh6mKnIUlbjDOjCsJDjAs6UKGH6l3WXem+79mjvf klkbrYWTRf2pnZEWxgFnXmGNHMzep1bQ1fVdZesqDgdUH/Ht2RZTmYJZsFah8c/g53GQsv/6VZG GhtGO+z1pXaqfLgXqFSMUBKpuAXzVzfswhAP3v0CNMTJJSSbf0gNmjUcwPbjEwTHJwYJ66ndfWi PTB0sVTaZovY/lc28jeVxz7RvN8P+sWXOwuZIk2i1GxfNy+N/hNrq1auwY/3+G8XMde3QbK0HyN XDiS3i8FO7dL8MQTJ+PiuaGyV+uXf9FLOvGNgl7o9lb/xBhuq6fBpYKsDmw11Yq6bOShHjKR9t6 OlZrFmp2lLAB0fF9ZdOTb+x2kkyWIM9bMJ+Xd1DZ4SnY= X-Received: by 2002:a17:90b:3d44:b0:352:f296:26f9 with SMTP id 98e67ed59e1d1-353ffb68eedmr1069827a91.17.1769504514126; Tue, 27 Jan 2026 01:01:54 -0800 (PST) X-Received: by 2002:a17:90b:3d44:b0:352:f296:26f9 with SMTP id 98e67ed59e1d1-353ffb68eedmr1069801a91.17.1769504513454; Tue, 27 Jan 2026 01:01:53 -0800 (PST) Received: from hu-okukatla-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8231873bf53sm11579228b3a.45.2026.01.27.01.01.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 01:01:53 -0800 (PST) From: Odelu Kukatla To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Raviteja Laggyshetty , Odelu Kukatla , Dmitry Baryshkov , Bartosz Golaszewski , linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mike Tipton Subject: [PATCH v2 2/3] interconnect: qcom: qcs8300: enable QoS configuration Date: Tue, 27 Jan 2026 14:31:15 +0530 Message-ID: <20260127090116.1438780-3-odelu.kukatla@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260127090116.1438780-1-odelu.kukatla@oss.qualcomm.com> References: <20260127090116.1438780-1-odelu.kukatla@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: fkOzS42MZdfW0YsEiygwJyer5WCGG2U6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA3MyBTYWx0ZWRfX4rMHH88/cywZ z8JTSvQqvYPBvWYXflLzvRmTaMGaM/PiVXM4ABk/yUDrlgmW4U1OlnUTdAadpNyH6GJvHR5+rB4 wHVPZWkzsXJXSsjey7AgcdsFykUeHUlLdYXQWpVE0ST6BEozFsy2QaQX07Kedy9aMJCzPo8KWHI 683ZfameGSJ92TihOTT3KoJ4lrGg3ZwlSWJ7f45JhXV1ImdkZHXXs0NgYfOyV13RGnvePOzC5xJ X8NPW8wJE7+IBDgMGUenl/9ejbQcld3E61gzE87BEEXYt26h7JviWBQMEw84aaI4/fGF3CimkZr wU5SVgVCMys7oVq4SeDl22Prj7wml5eucy+kY9x85fybAsC1W2E4z0dc8i22LtBRTYxuYPSjetC 3SM3PL2xZIUPfAmZygIsjY13a1QYfJ41kATZ7WDh+06+rjulJusXOYyvNCpG4dXkCH4/QcCQzTx vRPyFadVk0/GTkgln4Q== X-Authority-Analysis: v=2.4 cv=b+i/I9Gx c=1 sm=1 tr=0 ts=69787f03 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=50RLIELzVHUOQg1pcnMA:9 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-ORIG-GUID: fkOzS42MZdfW0YsEiygwJyer5WCGG2U6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0 impostorscore=0 bulkscore=0 spamscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270073 Content-Type: text/plain; charset="utf-8" Enable QoS configuration for master ports with predefined priority and urgency forwarding. Signed-off-by: Odelu Kukatla Reviewed-by: Dmitry Baryshkov --- drivers/interconnect/qcom/qcs8300.c | 375 ++++++++++++++++++++++++++++ 1 file changed, 375 insertions(+) diff --git a/drivers/interconnect/qcom/qcs8300.c b/drivers/interconnect/qco= m/qcs8300.c index bc403a9bf68c..ebf167182572 100644 --- a/drivers/interconnect/qcom/qcs8300.c +++ b/drivers/interconnect/qcom/qcs8300.c @@ -186,6 +186,13 @@ static struct qcom_icc_node qxm_qup3 =3D { .name =3D "qxm_qup3", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x11000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -194,6 +201,13 @@ static struct qcom_icc_node xm_emac_0 =3D { .name =3D "xm_emac_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x12000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -202,6 +216,13 @@ static struct qcom_icc_node xm_sdc1 =3D { .name =3D "xm_sdc1", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x14000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -210,6 +231,13 @@ static struct qcom_icc_node xm_ufs_mem =3D { .name =3D "xm_ufs_mem", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x15000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -218,6 +246,13 @@ static struct qcom_icc_node xm_usb2_2 =3D { .name =3D "xm_usb2_2", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x16000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -226,6 +261,13 @@ static struct qcom_icc_node xm_usb3_0 =3D { .name =3D "xm_usb3_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x17000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -234,6 +276,13 @@ static struct qcom_icc_node qhm_qdss_bam =3D { .name =3D "qhm_qdss_bam", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x14000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -242,6 +291,13 @@ static struct qcom_icc_node qhm_qup0 =3D { .name =3D "qhm_qup0", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x17000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -250,6 +306,13 @@ static struct qcom_icc_node qhm_qup1 =3D { .name =3D "qhm_qup1", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x12000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -258,6 +321,13 @@ static struct qcom_icc_node qnm_cnoc_datapath =3D { .name =3D "qnm_cnoc_datapath", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x16000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -266,6 +336,13 @@ static struct qcom_icc_node qxm_crypto_0 =3D { .name =3D "qxm_crypto_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x18000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -274,6 +351,13 @@ static struct qcom_icc_node qxm_crypto_1 =3D { .name =3D "qxm_crypto_1", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x1a000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -282,6 +366,13 @@ static struct qcom_icc_node qxm_ipa =3D { .name =3D "qxm_ipa", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x11000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -290,6 +381,13 @@ static struct qcom_icc_node xm_qdss_etr_0 =3D { .name =3D "xm_qdss_etr_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x13000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -298,6 +396,13 @@ static struct qcom_icc_node xm_qdss_etr_1 =3D { .name =3D "xm_qdss_etr_1", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x19000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -390,6 +495,13 @@ static struct qcom_icc_node alm_gpu_tcu =3D { .name =3D "alm_gpu_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xaf000 }, + .prio_fwd_disable =3D 1, + .prio =3D 1, + .urg_fwd =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -398,6 +510,13 @@ static struct qcom_icc_node alm_pcie_tcu =3D { .name =3D "alm_pcie_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb0000 }, + .prio_fwd_disable =3D 1, + .prio =3D 3, + .urg_fwd =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -406,6 +525,13 @@ static struct qcom_icc_node alm_sys_tcu =3D { .name =3D "alm_sys_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb1000 }, + .prio_fwd_disable =3D 1, + .prio =3D 6, + .urg_fwd =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -423,6 +549,13 @@ static struct qcom_icc_node qnm_cmpnoc0 =3D { .name =3D "qnm_cmpnoc0", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0xf6000, 0xf7000 }, + .prio_fwd_disable =3D 1, + .prio =3D 0, + .urg_fwd =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -448,6 +581,13 @@ static struct qcom_icc_node qnm_gpu =3D { .name =3D "qnm_gpu", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0xf0000, 0xf1000 }, + .prio_fwd_disable =3D 1, + .prio =3D 0, + .urg_fwd =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -456,6 +596,13 @@ static struct qcom_icc_node qnm_mnoc_hf =3D { .name =3D "qnm_mnoc_hf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0xf2000, 0xf3000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_pcie }, }; @@ -464,6 +611,13 @@ static struct qcom_icc_node qnm_mnoc_sf =3D { .name =3D "qnm_mnoc_sf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0xf4000, 0xf5000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 3, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc, &qns_pcie }, @@ -473,6 +627,13 @@ static struct qcom_icc_node qnm_pcie =3D { .name =3D "qnm_pcie", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb3000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -481,6 +642,13 @@ static struct qcom_icc_node qnm_snoc_gc =3D { .name =3D "qnm_snoc_gc", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb4000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_llcc }, }; @@ -489,6 +657,13 @@ static struct qcom_icc_node qnm_snoc_sf =3D { .name =3D "qnm_snoc_sf", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb5000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 3, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc, &qns_pcie }, @@ -541,6 +716,13 @@ static struct qcom_icc_node qnm_camnoc_hf =3D { .name =3D "qnm_camnoc_hf", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xa000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; @@ -549,6 +731,13 @@ static struct qcom_icc_node qnm_camnoc_icp =3D { .name =3D "qnm_camnoc_icp", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2a000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -557,6 +746,13 @@ static struct qcom_icc_node qnm_camnoc_sf =3D { .name =3D "qnm_camnoc_sf", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2a080 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -565,6 +761,13 @@ static struct qcom_icc_node qnm_mdp0_0 =3D { .name =3D "qnm_mdp0_0", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xa080 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; @@ -573,6 +776,13 @@ static struct qcom_icc_node qnm_mdp0_1 =3D { .name =3D "qnm_mdp0_1", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xa180 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; @@ -597,6 +807,13 @@ static struct qcom_icc_node qnm_video0 =3D { .name =3D "qnm_video0", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2a100 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -605,6 +822,13 @@ static struct qcom_icc_node qnm_video_cvp =3D { .name =3D "qnm_video_cvp", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2a200 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -613,6 +837,13 @@ static struct qcom_icc_node qnm_video_v_cpu =3D { .name =3D "qnm_video_v_cpu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2a280 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -637,6 +868,13 @@ static struct qcom_icc_node xm_pcie3_0 =3D { .name =3D "xm_pcie3_0", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_mem_noc }, }; @@ -645,6 +883,13 @@ static struct qcom_icc_node xm_pcie3_1 =3D { .name =3D "xm_pcie3_1", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_mem_noc }, }; @@ -653,6 +898,13 @@ static struct qcom_icc_node qhm_gic =3D { .name =3D "qhm_gic", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x14000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_gemnoc_sf }, }; @@ -677,6 +929,13 @@ static struct qcom_icc_node qnm_lpass_noc =3D { .name =3D "qnm_lpass_noc", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x12000 }, + .prio_fwd_disable =3D 0, + .prio =3D 0, + .urg_fwd =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_gemnoc_sf }, }; @@ -693,6 +952,13 @@ static struct qcom_icc_node qxm_pimem =3D { .name =3D "qxm_pimem", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x13000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_gemnoc_gc }, }; @@ -701,6 +967,13 @@ static struct qcom_icc_node xm_gic =3D { .name =3D "xm_gic", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x15000 }, + .prio_fwd_disable =3D 1, + .prio =3D 2, + .urg_fwd =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_gemnoc_gc }, }; @@ -1599,11 +1872,21 @@ static struct qcom_icc_node * const aggre1_noc_node= s[] =3D { [SLAVE_A1NOC_SNOC] =3D &qns_a1noc_snoc, }; =20 +static const struct regmap_config qcs8300_aggre1_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x17080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_aggre1_noc =3D { + .config =3D &qcs8300_aggre1_noc_regmap_config, .nodes =3D aggre1_noc_nodes, .num_nodes =3D ARRAY_SIZE(aggre1_noc_nodes), .bcms =3D aggre1_noc_bcms, .num_bcms =3D ARRAY_SIZE(aggre1_noc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const aggre2_noc_bcms[] =3D { @@ -1624,11 +1907,21 @@ static struct qcom_icc_node * const aggre2_noc_node= s[] =3D { [SLAVE_A2NOC_SNOC] =3D &qns_a2noc_snoc, }; =20 +static const struct regmap_config qcs8300_aggre2_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1a080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_aggre2_noc =3D { + .config =3D &qcs8300_aggre2_noc_regmap_config, .nodes =3D aggre2_noc_nodes, .num_nodes =3D ARRAY_SIZE(aggre2_noc_nodes), .bcms =3D aggre2_noc_bcms, .num_bcms =3D ARRAY_SIZE(aggre2_noc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const clk_virt_bcms[] =3D { @@ -1740,7 +2033,16 @@ static struct qcom_icc_node * const config_noc_nodes= [] =3D { [SLAVE_TCU] =3D &xs_sys_tcu_cfg, }; =20 +static const struct regmap_config qcs8300_config_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x13080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_config_noc =3D { + .config =3D &qcs8300_config_noc_regmap_config, .nodes =3D config_noc_nodes, .num_nodes =3D ARRAY_SIZE(config_noc_nodes), .bcms =3D config_noc_bcms, @@ -1753,7 +2055,16 @@ static struct qcom_icc_node * const dc_noc_nodes[] = =3D { [SLAVE_GEM_NOC_CFG] =3D &qns_gemnoc, }; =20 +static const struct regmap_config qcs8300_dc_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x5080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_dc_noc =3D { + .config =3D &qcs8300_dc_noc_regmap_config, .nodes =3D dc_noc_nodes, .num_nodes =3D ARRAY_SIZE(dc_noc_nodes), }; @@ -1786,11 +2097,21 @@ static struct qcom_icc_node * const gem_noc_nodes[]= =3D { [SLAVE_SERVICE_GEM_NOC2] =3D &srvc_sys_gemnoc_2, }; =20 +static const struct regmap_config qcs8300_gem_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xf7080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_gem_noc =3D { + .config =3D &qcs8300_gem_noc_regmap_config, .nodes =3D gem_noc_nodes, .num_nodes =3D ARRAY_SIZE(gem_noc_nodes), .bcms =3D gem_noc_bcms, .num_bcms =3D ARRAY_SIZE(gem_noc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const gpdsp_anoc_bcms[] =3D { @@ -1803,7 +2124,16 @@ static struct qcom_icc_node * const gpdsp_anoc_nodes= [] =3D { [SLAVE_GP_DSP_SAIL_NOC] =3D &qns_gp_dsp_sail_noc, }; =20 +static const struct regmap_config qcs8300_gpdsp_anoc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xd080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_gpdsp_anoc =3D { + .config =3D &qcs8300_gpdsp_anoc_regmap_config, .nodes =3D gpdsp_anoc_nodes, .num_nodes =3D ARRAY_SIZE(gpdsp_anoc_nodes), .bcms =3D gpdsp_anoc_bcms, @@ -1826,7 +2156,16 @@ static struct qcom_icc_node * const lpass_ag_noc_nod= es[] =3D { [SLAVE_SERVICE_LPASS_AG_NOC] =3D &srvc_niu_lpass_agnoc, }; =20 +static const struct regmap_config qcs8300_lpass_ag_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x17200, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_lpass_ag_noc =3D { + .config =3D &qcs8300_lpass_ag_noc_regmap_config, .nodes =3D lpass_ag_noc_nodes, .num_nodes =3D ARRAY_SIZE(lpass_ag_noc_nodes), .bcms =3D lpass_ag_noc_bcms, @@ -1872,7 +2211,16 @@ static struct qcom_icc_node * const mmss_noc_nodes[]= =3D { [SLAVE_SERVICE_MNOC_SF] =3D &srvc_mnoc_sf, }; =20 +static const struct regmap_config qcs8300_mmss_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x40000, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_mmss_noc =3D { + .config =3D &qcs8300_mmss_noc_regmap_config, .nodes =3D mmss_noc_nodes, .num_nodes =3D ARRAY_SIZE(mmss_noc_nodes), .bcms =3D mmss_noc_bcms, @@ -1892,7 +2240,16 @@ static struct qcom_icc_node * const nspa_noc_nodes[]= =3D { [SLAVE_SERVICE_NSP_NOC] =3D &service_nsp_noc, }; =20 +static const struct regmap_config qcs8300_nspa_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x16080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_nspa_noc =3D { + .config =3D &qcs8300_nspa_noc_regmap_config, .nodes =3D nspa_noc_nodes, .num_nodes =3D ARRAY_SIZE(nspa_noc_nodes), .bcms =3D nspa_noc_bcms, @@ -1909,7 +2266,16 @@ static struct qcom_icc_node * const pcie_anoc_nodes[= ] =3D { [SLAVE_ANOC_PCIE_GEM_NOC] =3D &qns_pcie_mem_noc, }; =20 +static const struct regmap_config qcs8300_pcie_anoc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xc080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_pcie_anoc =3D { + .config =3D &qcs8300_pcie_anoc_regmap_config, .nodes =3D pcie_anoc_nodes, .num_nodes =3D ARRAY_SIZE(pcie_anoc_nodes), .bcms =3D pcie_anoc_bcms, @@ -1937,7 +2303,16 @@ static struct qcom_icc_node * const system_noc_nodes= [] =3D { [SLAVE_SERVICE_SNOC] =3D &srvc_snoc, }; =20 +static const struct regmap_config qcs8300_system_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x15080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc qcs8300_system_noc =3D { + .config =3D &qcs8300_system_noc_regmap_config, .nodes =3D system_noc_nodes, .num_nodes =3D ARRAY_SIZE(system_noc_nodes), .bcms =3D system_noc_bcms, --=20 2.43.0 From nobody Sat Feb 7 09:35:01 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA78A333448 for ; Tue, 27 Jan 2026 09:01:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769504521; cv=none; b=ZZABmQvS41RqJCQw5Kq9yTTeh+kPHx+w5WdPEdwF2g1Crechh61Qnobt/byhp4B94fMzEhq5XIKR1Vlr3ceXJRwXe64Nim5kRNlaP8YZY+luBZzY9SBkNjn7y0bW/a7JC+gsZfJiTDsv8O4uIAbDse7WsK02B37PK4ACKA7zodw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769504521; c=relaxed/simple; bh=0JQW3j0mOyDRk3Vp76qCRCemPu2yt2U3mO9vcjizvS8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nnC8Y9CKvKs30rsor6TwBy4rM1Sbctv0shcwkDNMPzf+t4tulIpqn2xebs3v27q9t/Kjk+bQbaK3Uen9tVKY/zamxbVukGj5G4vkuC4pei0OQLxT0gxLRHtScm4gr0mqSQVV5Q984jNK4O+O7JQEqpILaj/xtZmVl3CGl6Ukf1I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UPtxkhHx; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=NkeYW2AU; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UPtxkhHx"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="NkeYW2AU" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R7RsKY112447 for ; Tue, 27 Jan 2026 09:01:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=2/TjeU1c93O iGdQMnTfgmwqg5rVtkI37cvskFWSKidk=; b=UPtxkhHxiehBrzucBtTm4vkvd3F c6cp3GB2UY66KYuKsXr+SZSJWIzsvNezDlptIKU56mNvmCiAzVOS/a+K9mdOw6Ju eLpqkU5N2TzUQjt7PB4qfCXvlMtb+A8md4Fs+Kaak7dXz6DPPTznN1rhx3cbmvgf awL9ZpT2UqW1lNEjLwcAz9uRZoYAMF4Mh675iAi/ofT9Ji9eeH5BOLRWDeJ3lu2P 5o76d+w3AF9xtklzZscKMGRF1m+WBTYP7gXbbw/wB0ji0beDDA5VbdgzczPUE5Qr zT1wiRF9iaA1hNutmRUPZscvaTHp0hJB72pSY+rAc7s1TXBdcHStfggwsCA== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxs0e0c5j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 09:01:59 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-82184c384aeso632845b3a.1 for ; Tue, 27 Jan 2026 01:01:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769504518; x=1770109318; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2/TjeU1c93OiGdQMnTfgmwqg5rVtkI37cvskFWSKidk=; b=NkeYW2AUiCbOhihokjSrBjiqrW7U99hGjSHw/3pEonJdW5P5n1wZFHPZcWtfJu+FAK WEjmOoI9Fzana9HfAP4wMCoF4rOJ8ELhKjATHDI75vBLCHohVY90efTzP/g9igykC2b9 vDNg0titIU6C5+bpKv1v7TBTkkQ73xhvQ1Mka5H1Co1Qye+6XeOeQ+tGlpRRwDcF9/uj Hft6UJvr6JyHAURnzvhQzP3lj+21Usc+mBY0xwJHZO3CVFzN2JqDY8A/49zx9M9JTvlz AL9Nh3MEUYZ7hnzhxk9iVD4q6Z7g22z0Otr+ilL6u7vyY5xFtxadmF0uYl/v8zWJjUZ5 LLGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769504518; x=1770109318; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=2/TjeU1c93OiGdQMnTfgmwqg5rVtkI37cvskFWSKidk=; b=bIotPw8PhStxPDG2d4avKAftwUI/nvj6NcAzbIVW1YuJXSmofYGBTszzTREQ6IZgJH ENJTHw/pBlp+UrLe/gWRUWQqPlvoh0YuPLxnOMwbFQti2AIkumUsyCFVWit4MV7w7oRT a7wllI6yd4AZFFvuqDWPtTU8lOHQA7Ge0ULl1s3C3vSwDytGzKscaIfGb5UQcfCEbQ7p jvKjAdhw5pLyAf86S/v8EUnvwsuoan79xHi0f7/SZO+uMz7+p//C92RQXwDKoJKQY5jD tQOpvTO4pbQOECksFgYdrCQp48tAP+HSF6dMcFZZZsfR+GsDam7Ixlz8wPvK+kt6I22r EgmA== X-Forwarded-Encrypted: i=1; AJvYcCU67+9j/DK+kQazue62J/07ut8CZBtmKOW00JpI9ulSd1NPDlm0Dl3Ha10q4WRx2ph29ywdRSXxNbCS7XM=@vger.kernel.org X-Gm-Message-State: AOJu0YzeyfCTyYtPJoUTyqtWyk2y6mO9xMIM+yXy83DSsB+a3MdBp/mq GEgJa93yBM9q6K1mNiM3qmbB048EQtU2RpyV1SrDM2Lt42s755VcK+xsdf3co+ww51s+6VY3PKl b1F41ox36vtd8gIL8DwpFOhFL5ik6KQ28kLNFQl5NQEkAxp93auJ7M9ZrW/i8GQREyyQ= X-Gm-Gg: AZuq6aJtS07nnmCtcIQwP2VfpSfK/lOhIEu8FzeMiHu5J3SdI7E6avb4qbTUw3JEdcR IDMolOFpamZQ8R/BHikIfFFDrPMguAd38rYpoNS4ycTKoYjIeb2JniR1PuqSxsCiV5yar+1tbiV tmp710B+G5vr6KILvtRSfvj2zrYvZCfPcNDqF95TSUxTLiYzQmnXk5AuEFmb8kWgWrFuKVRFGQ9 HNe1CvvEGqo0MZtEEr38caxLiC7WA6FVOXpFC6cFM3OaaiH/Bawbw1uCG953Qh08RHOqnmD2NZR aAkVZ1Ge1/Ud5Gk/lehGsJj63htyS13NyBAe1zMuL7oIOBeKM7Bf061mn+uc6cUcRmRX2iQnh6n 0yRZzN8QZw2d6KR7+D8zObjWkFvu4WxnJeYptdCHzR8s= X-Received: by 2002:a05:6a00:22d2:b0:81f:3eda:9d65 with SMTP id d2e1a72fcca58-823691995d3mr1255653b3a.18.1769504518261; Tue, 27 Jan 2026 01:01:58 -0800 (PST) X-Received: by 2002:a05:6a00:22d2:b0:81f:3eda:9d65 with SMTP id d2e1a72fcca58-823691995d3mr1255615b3a.18.1769504517710; Tue, 27 Jan 2026 01:01:57 -0800 (PST) Received: from hu-okukatla-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8231873bf53sm11579228b3a.45.2026.01.27.01.01.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 01:01:57 -0800 (PST) From: Odelu Kukatla To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Raviteja Laggyshetty , Odelu Kukatla , Dmitry Baryshkov , Bartosz Golaszewski , linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mike Tipton Subject: [PATCH v2 3/3] arm64: dts: qcom: qcs8300: Add clocks for QoS configuration Date: Tue, 27 Jan 2026 14:31:16 +0530 Message-ID: <20260127090116.1438780-4-odelu.kukatla@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260127090116.1438780-1-odelu.kukatla@oss.qualcomm.com> References: <20260127090116.1438780-1-odelu.kukatla@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA3MyBTYWx0ZWRfXyamVriWOP6AG FbuyPA6E0kQBs+DoDMAb8w264cXH/gqAKzO/A3Wpiu1rDCeoIzGbqaBmPLrQhGRLbN/Imns/Ar6 SKLdhIjIVyY0em7p81Bm3LGvj9TGnTpzb6XI2bOPnLE4oCcealZGq7h26rmvI2YXEUGrZO0u3rj w+CO3qK0x+ZQ8Kes0eZoyn0fK/ghwvdM+Zp5QSivecLLu2npTboibYjUkZZQIOmeBCzm16Tetb3 CvSkKQNq75+ASTlhBYbZ/wBNV+nlu6PTSW4/5ezl/HFdLaRQaf/EI6LQUk/0UdjsZndCzXLhHXA WbCy5eSaPagubCq83sqDQR4FLbHF645kvW9sM4R5vJD0p57urD7w6Jfh2dNTlISKAec1LF7nqAs GTyo1+6C7rPgIaKwOUnDGPvVG2h9Kd2snWLjTY4QM5hdb7fAEKS2p/UVXlypBpAg8/cDEsd4q6M cA868xpKwwsvSwLMXUw== X-Proofpoint-ORIG-GUID: 7jygE0ELQGNHYG-XwWvdc8h3aaXJMxJN X-Authority-Analysis: v=2.4 cv=Hvh72kTS c=1 sm=1 tr=0 ts=69787f07 cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=-zSA_OpRfadHS7D8NhgA:9 a=zc0IvFSfCIW2DFIPzwfm:22 X-Proofpoint-GUID: 7jygE0ELQGNHYG-XwWvdc8h3aaXJMxJN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 bulkscore=0 suspectscore=0 phishscore=0 priorityscore=1501 adultscore=0 lowpriorityscore=0 impostorscore=0 malwarescore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270073 Content-Type: text/plain; charset="utf-8" Add clocks which need to be enabled for configuring QoS on qcs8300 SoC. Signed-off-by: Odelu Kukatla Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/monaco.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/monaco.dtsi b/arch/arm64/boot/dts/qco= m/monaco.dtsi index 5d2df4305d1c..867df0f20e8c 100644 --- a/arch/arm64/boot/dts/qcom/monaco.dtsi +++ b/arch/arm64/boot/dts/qcom/monaco.dtsi @@ -2234,6 +2234,10 @@ aggre1_noc: interconnect@16c0000 { reg =3D <0x0 0x016c0000 0x0 0x17080>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_QUPV3_AXI_CLK>, + <&gcc GCC_AGGRE_USB2_PRIM_AXI_CLK>, + <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>; }; =20 aggre2_noc: interconnect@1700000 { @@ -2241,6 +2245,7 @@ aggre2_noc: interconnect@1700000 { reg =3D <0x0 0x01700000 0x0 0x1a080>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&rpmhcc RPMH_IPA_CLK>; }; =20 pcie_anoc: interconnect@1760000 { @@ -5103,6 +5108,7 @@ gem_noc: interconnect@9100000 { reg =3D <0x0 0x9100000 0x0 0xf7080>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc GCC_DDRSS_GPU_AXI_CLK>; }; =20 llcc: system-cache-controller@9200000 { --=20 2.43.0