From nobody Sat Feb 7 08:07:30 2026 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 849EA25CC6C for ; Tue, 27 Jan 2026 07:16:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769498180; cv=none; b=hN2FpwJGE/FWUc8rUWbyhj5tKOgbnbbZBWAK3/Z9YraLZT020HV5rxJTpE7Lzd5blp2gaSQ48TZ+6BR3LQeIu177GjtX6j1wTtnF4iuD8b1izG2DmTEWvTk60NZ0ZOKHv8Kd1tNrMBghNuHjGyPaSkQ/7FwtiSjstOzQB2N+kGo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769498180; c=relaxed/simple; bh=Bt2f8O71ILMUJlYCIa3igd0y5irBYca7QPYlmNcvzT4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=GcIAqGM1l8eXIPQ+O6F+BxJff1WABZXOPolksi8rr6zeC2aVz4FSBpDk301E1dylpM7JSN0TUXFnagLnCllloloLU5H1mkvSpILJgwSMypWDMYwvL0ofM7XgGD6Je4AU5lvz2NqB42TJiIptA0mY0jFzjrwX9c6/9rWPMV9qSJ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=cFl5u8Fu; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cFl5u8Fu" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-2a7b47a5460so26675005ad.1 for ; Mon, 26 Jan 2026 23:16:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769498178; x=1770102978; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EGC1e7GTJ+gs5YLdBWssdAfqY7NGH0UJX4m8BTmPg/I=; b=cFl5u8FuLiaTqn/KBxYAfmNRfSpENIR9RxFKYKDlHliYAgQrzryooPNc89yVw+Ue5a OFKjTSPkdEm8ecUClXvwA4HkhJgADPSbIZay3itRo5a8Fe2W06h4Oz9YZ7b5OG5RzfAz 8tYZm3lOqp/YyMeqCWwfUI/LRqmHgDunnf/UzkuhvB5/xAaasCLYpUbI2J6n6yxVmtdp hNCinzm4bYk9iKb3S04xrexVx9fhFuvyROw+DAbpuIthtJ6F+oqxaBdy3lxoR4iEkt5j OdhlBiuS7Ga0HSubInIvOLaA80aJtpYxZAeau6DWcM1g52ugnqwvzfYQPPeEs63ZeT7C 7IBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769498178; x=1770102978; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=EGC1e7GTJ+gs5YLdBWssdAfqY7NGH0UJX4m8BTmPg/I=; b=tXp/WLp6jYXss5QLv/RuXQ3nHcec1Ws9FD3Z4sj/sDD9cjwI0IV9y8G119ubCtiFGm Oe6T1bhbYI+Ff95KpgJHgT3NpbAV1WGADZgqvaAY296UMBtYQqamgtHbMzXWgF/cSu3V QUAes3+b4zuuO+EiPXBIwLUprWiO+f8aGCesUg+npXQV1wM2L27lWExdzTh6DDz43FmP UtHoJcojRRlXRQQ2X7C7bmDCMO8Ki81xYWJTQzFurrhq234vxvpuI/DPhaQJd4gN1tPx CsAKgK5BI4uHElkdZK4SN3PAbdsbEe2IomIlMzNR3XW4tv83xS7c0R8yZWvV2WQRZ+AU m+/Q== X-Forwarded-Encrypted: i=1; AJvYcCUQn0G5AZ/PjyIo3LprFoi1xbZ2CGJQjHUL5Xg1+xGfjflp+30tFnYChWyBK6nfRg9axTtPhl+eHGd7lqk=@vger.kernel.org X-Gm-Message-State: AOJu0Yx/G0k1m/GdSnhFIco9ajo48WeR69XlUNgM+GHndr0BDQJ+P78d 7QInuyQX58ttp/CVeRpkPNy+3xwP00H7XeucksfGtaMezCbpJxvfoP1g X-Gm-Gg: AZuq6aJfjBlpnVWC41TmBX+FiTMWf0qLK1FqilciXbvKAkKSzJWPlTAqF33J5isrkB7 Jf+RAqZnV37VIhgTs3b12ikuXUvidlP/MeNlnyFWKiN/hJpCC4TLCu3ti+7Y40i0gks6k/3e2Sq 7mLWllOc4Cj3R7C/NsbYEJOXofI3lkOAG7LA7P0SF3sRsBulveb76M/0QcEKTYKP47lcmosSlCC AtbNiteig9GYA6JGKSzUywR079Oxk43xJFo9zys3Ke7UQLwkIgpB3WKpSismohj0ny36TMRt581 E1Ivq5ayY6xqwc3/TbJZkL74B5ikFt5fq4arVE6QmprqpUs5Q+gHOz2zwivXTsUit3MEM1Snulv qrtU9KakoyzValwFGWGP6QPOOE/sV07nV9mq+aJqYOl5k/z9cN9Ew326HRheeGvM9Pcz/YHELgk 5NaIrGH8apHtRwwOq8koeEg8kIfr1fy1h3fS+yJo7pKj7hYWVURhS2G53VZsY= X-Received: by 2002:a17:903:189:b0:29e:fc06:b8a5 with SMTP id d9443c01a7336-2a87130b27bmr8439315ad.18.1769498178413; Mon, 26 Jan 2026 23:16:18 -0800 (PST) Received: from cn1dhc-k02 (125-227-180-151.hinet-ip.hinet.net. [125.227.180.151]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a802fb063esm106160505ad.85.2026.01.26.23.16.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Jan 2026 23:16:18 -0800 (PST) From: Yu-Chun Lin To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, james.tai@realtek.com, soc@lists.linux.dev Cc: afaerber@suse.de, arnd@arndb.de, linux-arm-kernel@lists.infradead.org, linux-realtek-soc@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cy.huang@realtek.com, stanley_chang@realtek.com, eleanor.lin@realtek.com, Conor Dooley Subject: [PATCH RESEND v3 1/2] dt-bindings: arm: realtek: Add Kent Soc family compatibles Date: Tue, 27 Jan 2026 15:14:00 +0800 Message-ID: <20260127071530.25426-2-eleanor15x@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260127071530.25426-1-eleanor15x@gmail.com> References: <20260127071530.25426-1-eleanor15x@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Yu-Chun Lin Define compatible strings for Realtek RTD1501s, RTD1861b and RTD1920s. Additionally, convert legacy DTS-style comments to YAML description properties, following the pattern from the ARM bindings conversion series [1]. [1] https://lore.kernel.org/lkml/20200622125527.24207-2-afaerber@suse.de/ Acked-by: Conor Dooley Signed-off-by: Yu-Chun Lin Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/arm/realtek.yaml | 42 +++++++++++++------ 1 file changed, 30 insertions(+), 12 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/realtek.yaml b/Documenta= tion/devicetree/bindings/arm/realtek.yaml index ddd9a85099e9..be529490640c 100644 --- a/Documentation/devicetree/bindings/arm/realtek.yaml +++ b/Documentation/devicetree/bindings/arm/realtek.yaml @@ -14,21 +14,21 @@ properties: const: '/' compatible: oneOf: - # RTD1195 SoC based boards - - items: + - description: RTD1195 SoC based boards + items: - enum: - mele,x1000 # MeLE X1000 - realtek,horseradish # Realtek Horseradish EVB - const: realtek,rtd1195 =20 - # RTD1293 SoC based boards - - items: + - description: RTD1293 SoC based boards + items: - enum: - synology,ds418j # Synology DiskStation DS418j - const: realtek,rtd1293 =20 - # RTD1295 SoC based boards - - items: + - description: RTD1295 SoC based boards + items: - enum: - mele,v9 # MeLE V9 - probox2,ava # ProBox2 AVA @@ -36,25 +36,43 @@ properties: - zidoo,x9s # Zidoo X9S - const: realtek,rtd1295 =20 - # RTD1296 SoC based boards - - items: + - description: RTD1296 SoC based boards + items: - enum: - synology,ds418 # Synology DiskStation DS418 - const: realtek,rtd1296 =20 - # RTD1395 SoC based boards - - items: + - description: RTD1395 SoC based boards + items: - enum: - bananapi,bpi-m4 # Banana Pi BPI-M4 - realtek,lion-skin # Realtek Lion Skin EVB - const: realtek,rtd1395 =20 - # RTD1619 SoC based boards - - items: + - description: RTD1501s SoC based boards + items: + - enum: + - realtek,phantom # Realtek Phantom EVB (8GB) + - const: realtek,rtd1501s + + - description: RTD1619 SoC based boards + items: - enum: - realtek,mjolnir # Realtek Mjolnir EVB - const: realtek,rtd1619 =20 + - description: RTD1861b SoC based boards + items: + - enum: + - realtek,krypton # Realtek Krypton EVB (8GB) + - const: realtek,rtd1861b + + - description: RTD1920s SoC based boards + items: + - enum: + - realtek,smallville # Realtek Smallville EVB (4GB) + - const: realtek,rtd1920s + additionalProperties: true =20 ... --=20 2.34.1 From nobody Sat Feb 7 08:07:30 2026 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9FD2F23B61E for ; Tue, 27 Jan 2026 07:16:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769498204; cv=none; b=Sx8PHJBu4k/EYH27+z8qgR7s5H8URf3x+mei+QY/eIM/64311H73rq3yyZ0bt1NxZ2Hh3L14D+tQgkeslFbnkXnqACN2w8dzrWIbzfVpqRAw729vYyPokFsQ72XZEtR1L86RpnTvopxt1syzcSke3RdNTvx9rm4bcRUx5qVq/EU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769498204; c=relaxed/simple; bh=Ykh8Fz1RLY13TtRNiB3eZQ4ZMvuS8WqUsQvmaOzraxc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dBqFcClsFSYRyh555IaGK/V0z3Xzw0i2JxFb/HQSxtWysMVkGvHqJY3PHBubotky7nwN1IdBWl9aq2AOzByCYC/QzdTrZzxg85PSG3v9Cz9rVMJqTb8mUIvVqnzmSsOV+mOVAHkwfTZx15tu0uJA7gaK+JYePG7P9c37rrT2zlU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HWKMRmei; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HWKMRmei" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-2a2ea96930cso33208455ad.2 for ; Mon, 26 Jan 2026 23:16:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769498202; x=1770103002; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=45xwQOhGlZ0HbC/6cyem1kHRR0wwC12dnMsFcB83jkA=; b=HWKMRmeipfzgO+0yhajfZ0jeN5bT8xK+TaFeGXf/867k1sogYfJgYq52oha9NPaVVl /GEaeFd6sqJ46ZKuKI3/Pqf1c0BeAYvLi5N5ysZaXzZpWq25lBu+9C4Xq95NUaeFEBlg dtrRw7ddYKYuuY8vYLkpER2imXOUmEKF7ZS9rk8+4TdWR2HgUmKTdlHOCvPfsJe2DC6t j76Vtm0Vsf8/Ejbw2kZRJXb3wmQmNEFrDyRCA3uENlSW9uJgqhu/EGW7lnkrv9rPvp4X bJM9mxTtLm1UYNcYYbwYBnZIKAssnPZubhljLb/j6em2Vg+bbeNpomReZcvJ6/YSTIud AXiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769498202; x=1770103002; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=45xwQOhGlZ0HbC/6cyem1kHRR0wwC12dnMsFcB83jkA=; b=vi/BGM1/n0Yr/h+LjI5Awkq3nh4Q7OhBnnuFKzkWKhkQrFytIfSKqmi2zFBlBc2fq2 lokiFBL5qB3ez+9NHmKC4d9HXY8nKRwVNkgufmB7ODY9Ua2Gzm2ptG25iU0unDTdpaKO H3+1cWDfwrR9omJSiDd9oyZ8eS4yZRFRdRla7Sj0sifjXGlDEOXTDg0wFGupLMfUyuUL x2TTjZh9VulRNPyL1UbqN0EA1kgTEfp4W5xmh1cSPtuRSCLqovU3+4mItOj79DL3tPxs fDhVWIS95jLeBW9VSE7acKtVHIUA91oHveYrwPMq2xIutfD40iOqQlxHXUs8OgQDBAXF n1Lw== X-Forwarded-Encrypted: i=1; AJvYcCWrtoDOTzDnoq2KCZmR/IchvZTI4haOWza6iAWhOChGxdK3rLCEJ39e6c9dflrUGmiAnMb75XnHb5cNoiI=@vger.kernel.org X-Gm-Message-State: AOJu0YzGDT9kCjt/nccxxAmiQFYcDXy357tM8bk6FkBLiaM6yfUZBDD6 mSPtj5d4dyUxHu5kHjMTbkkmitztgecW+YwE3zv7jaPi0NZL2pJrqU5FWvUOLF3/ X-Gm-Gg: AZuq6aKVFx98/8mErt8SKa8sYCIzBXbmRsse0LDuZIxolKwYaT86paJWoPCpYepCvYU TG0BW59x8Lt/1ZkhoCrI8g+4iO8v7Cy74QTC+y0uVO4WMopuarfPcmiPPs5EBQlJZwTj7+pnok4 +j35IqekjJbIcj6y669ovVED37xRjynV7rx86MC3o7bnqU6D0qQcmrM8SBe3mmYbGULP1eruVnh 05BBrHu+aMFes/PybyhIv5hb86S+Qqq3TIJyGP7C3sXQXmmC8LaxlsNWdHmqjSMTGi4FXGm05BA CFEutmNJqglk4RQ2cLrfXs0Ko2dcQFvMWPDPM38v55p3h47P4sNnXoio5Z9NxSoYVyKlTfQUfej sH6OfysEtl+2A8xlJ/TLiorm2y1/5BE06WCbOh2VyBt12b6gm7BHZupyav3ooO3U//N2F1qK3Xt a5+f4+/QxwhocURVrQc3aOVaSU8LlcffCrGG16sHFpA+r3ZcC9I15XHmZqCRo= X-Received: by 2002:a17:902:da4b:b0:2a0:823f:4da6 with SMTP id d9443c01a7336-2a870e252c5mr8717665ad.50.1769498201860; Mon, 26 Jan 2026 23:16:41 -0800 (PST) Received: from cn1dhc-k02 (125-227-180-151.hinet-ip.hinet.net. [125.227.180.151]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a802fb063esm106160505ad.85.2026.01.26.23.16.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Jan 2026 23:16:41 -0800 (PST) From: Yu-Chun Lin To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, james.tai@realtek.com, soc@lists.linux.dev Cc: afaerber@suse.de, arnd@arndb.de, linux-arm-kernel@lists.infradead.org, linux-realtek-soc@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cy.huang@realtek.com, stanley_chang@realtek.com, eleanor.lin@realtek.com Subject: [PATCH RESEND v3 2/2] arm64: dts: realtek: Add Kent SoC and EVB device trees Date: Tue, 27 Jan 2026 15:14:01 +0800 Message-ID: <20260127071530.25426-3-eleanor15x@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260127071530.25426-1-eleanor15x@gmail.com> References: <20260127071530.25426-1-eleanor15x@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Yu-Chun Lin Add Device Tree hierarchy for Realtek Kent SoC family: - kent.dtsi: base SoC layer - rtd.dtsi: SoC variant layer - rtd-.dtsi: board layer - rtd--.dts: board configuration layer Include RTD1501s Phantom EVB (8GB), RTD1861B Krypton EVB (8GB), and RTD1920s Smallville EVB (4GB). Signed-off-by: Yu-Chun Lin Reviewed-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/realtek/Makefile | 7 +- arch/arm64/boot/dts/realtek/kent.dtsi | 166 ++++++++++++++++++ arch/arm64/boot/dts/realtek/rtd1501.dtsi | 12 ++ .../boot/dts/realtek/rtd1501s-phantom-8gb.dts | 25 +++ .../boot/dts/realtek/rtd1501s-phantom.dtsi | 118 +++++++++++++ arch/arm64/boot/dts/realtek/rtd1861.dtsi | 12 ++ .../boot/dts/realtek/rtd1861b-krypton-8gb.dts | 25 +++ .../boot/dts/realtek/rtd1861b-krypton.dtsi | 72 ++++++++ arch/arm64/boot/dts/realtek/rtd1920.dtsi | 12 ++ .../dts/realtek/rtd1920s-smallville-4gb.dts | 23 +++ .../boot/dts/realtek/rtd1920s-smallville.dtsi | 128 ++++++++++++++ 11 files changed, 596 insertions(+), 4 deletions(-) create mode 100644 arch/arm64/boot/dts/realtek/kent.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1501.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1501s-phantom-8gb.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1501s-phantom.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1861.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1861b-krypton-8gb.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1861b-krypton.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1920.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1920s-smallville.dtsi diff --git a/arch/arm64/boot/dts/realtek/Makefile b/arch/arm64/boot/dts/rea= ltek/Makefile index ef8d8fcbaa05..60a37d5a948c 100644 --- a/arch/arm64/boot/dts/realtek/Makefile +++ b/arch/arm64/boot/dts/realtek/Makefile @@ -1,15 +1,14 @@ # SPDX-License-Identifier: GPL-2.0-only =20 dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1293-ds418j.dtb - dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-mele-v9.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-probox2-ava.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-xnano-x5.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-zidoo-x9s.dtb - dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1296-ds418.dtb - dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1395-bpi-m4.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1395-lionskin.dtb - +dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1501s-phantom-8gb.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1619-mjolnir.dtb +dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1861b-krypton-8gb.dtb +dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1920s-smallville-4gb.dtb diff --git a/arch/arm64/boot/dts/realtek/kent.dtsi b/arch/arm64/boot/dts/re= altek/kent.dtsi new file mode 100644 index 000000000000..e659bb252759 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/kent.dtsi @@ -0,0 +1,166 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek Kent SoC family + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include +#include + +/ { + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + aliases { + serial0 =3D &uart0; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x100>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_1>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_1: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x200>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_2>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_2: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x300>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_3: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + l3: l3-cache { + compatible =3D "cache"; + cache-level =3D <3>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-size =3D <0x200000>; + cache-unified; + }; + }; + + psci: psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + soc@0 { + compatible =3D "simple-bus"; + ranges =3D <0x0 0x0 0x0 0x40000>, /* boot code */ + <0x98000000 0x0 0x98000000 0xef0000>, /* rbus */ + <0xa0000000 0x0 0xa0000000 0x10000000>, /* PCIE */ + <0xff000000 0x0 0xff000000 0x200000>; /* GIC */ + #address-cells =3D <1>; + #size-cells =3D <1>; + + rbus: bus@98000000 { + compatible =3D "simple-bus"; + ranges =3D <0x0 0x98000000 0xef0000>, + <0xa0000000 0xa0000000 0x10000000>; /* PCIE */ + #address-cells =3D <1>; + #size-cells =3D <1>; + + uart0: serial@7800 { + compatible =3D "snps,dw-apb-uart"; + reg =3D <0x7800 0x100>; + clock-frequency =3D <432000000>; + interrupts =3D ; + reg-io-width =3D <4>; + reg-shift =3D <2>; + status =3D "disabled"; + }; + }; + + gic: interrupt-controller@ff100000 { + compatible =3D "arm,gic-v3"; + reg =3D <0xff100000 0x10000>, + <0xff140000 0x80000>; + interrupt-controller; + interrupts =3D ; + #address-cells =3D <1>; + #interrupt-cells =3D <3>; + #size-cells =3D <1>; + }; + }; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1501.dtsi b/arch/arm64/boot/dts= /realtek/rtd1501.dtsi new file mode 100644 index 000000000000..65f7ede3df73 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1501.dtsi @@ -0,0 +1,12 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1501 SoC + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include "kent.dtsi" + +&uart0 { + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1501s-phantom-8gb.dts b/arch/ar= m64/boot/dts/realtek/rtd1501s-phantom-8gb.dts new file mode 100644 index 000000000000..09e544acfd34 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1501s-phantom-8gb.dts @@ -0,0 +1,25 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1501S Phantom EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1501s-phantom.dtsi" + +/ { + compatible =3D "realtek,phantom", "realtek,rtd1501s"; + model =3D "Realtek Phantom EVB Chromium (8GB)"; + + memory@40000 { + device_type =3D "memory"; + reg =3D <0x0 0x50000 0x0 0x7ffb0000>, + <0x0 0x8a100000 0x0 0xdef0000>, + <0x0 0x98700000 0x0 0x7900000>, + <0x0 0xa0600000 0x0 0x5ea00000>, + <0x1 0x0 0x0 0xa0000000>, + <0x1 0xa0600000 0x0 0x5fa00000>; + }; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1501s-phantom.dtsi b/arch/arm64= /boot/dts/realtek/rtd1501s-phantom.dtsi new file mode 100644 index 000000000000..bcfb96799671 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1501s-phantom.dtsi @@ -0,0 +1,118 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1501S Phantom EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include +#include "rtd1501.dtsi" + +/ { + chosen { + stdout-path =3D "serial0:460800n8"; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + linux,cma { + compatible =3D "shared-dma-pool"; + alignment =3D <0x0 0x400000>; + alloc-ranges =3D <0x0 0x0 0x0 0x20000000>; + size =3D <0x0 0x2000000>; + reusable; + linux,cma-default; + }; + }; + + cpu_opps: opp-table-cpu { + compatible =3D "operating-points-v2"; + opp-shared; + + opp800: opp-800000000 { + opp-hz =3D /bits/ 64 <800000000>; + opp-microvolt =3D <830000 830000 1100000>; + }; + + opp900: opp-900000000 { + opp-hz =3D /bits/ 64 <900000000>; + opp-microvolt =3D <850000 850000 1100000>; + }; + + opp1000: opp-1000000000 { + opp-hz =3D /bits/ 64 <1000000000>; + opp-microvolt =3D <870000 870000 1100000>; + }; + + opp1100: opp-1100000000 { + opp-hz =3D /bits/ 64 <1100000000>; + opp-microvolt =3D <890000 890000 1100000>; + }; + + opp1200: opp-1200000000 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <910000 910000 1100000>; + }; + + opp1300: opp-1300000000 { + opp-hz =3D /bits/ 64 <1300000000>; + opp-microvolt =3D <930000 930000 1100000>; + }; + + opp1400: opp-1400000000 { + opp-hz =3D /bits/ 64 <1400000000>; + opp-microvolt =3D <950000 950000 1100000>; + }; + + opp1500: opp-1500000000 { + opp-hz =3D /bits/ 64 <1500000000>; + opp-microvolt =3D <970000 970000 1100000>; + }; + + opp1600: opp-1600000000 { + opp-hz =3D /bits/ 64 <1600000000>; + opp-microvolt =3D <990000 990000 1100000>; + opp-suspend; + }; + + opp1700: opp-1700000000 { + opp-hz =3D /bits/ 64 <1700000000>; + opp-microvolt =3D <1010000 1010000 1100000>; + }; + + opp1800: opp-1800000000 { + opp-hz =3D /bits/ 64 <1800000000>; + opp-microvolt =3D <1030000 1030000 1100000>; + }; + + opp1900: opp-1900000000 { + opp-hz =3D /bits/ 64 <1900000000>; + opp-microvolt =3D <1050000 1050000 1100000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu1 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu2 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu3 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1861.dtsi b/arch/arm64/boot/dts= /realtek/rtd1861.dtsi new file mode 100644 index 000000000000..44c3de8f1f48 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1861.dtsi @@ -0,0 +1,12 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1861 SoC + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include "kent.dtsi" + +&uart0 { + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1861b-krypton-8gb.dts b/arch/ar= m64/boot/dts/realtek/rtd1861b-krypton-8gb.dts new file mode 100644 index 000000000000..9c23d901c49c --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1861b-krypton-8gb.dts @@ -0,0 +1,25 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1861B Krypton EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1861b-krypton.dtsi" + +/ { + compatible =3D "realtek,krypton", "realtek,rtd1861b"; + model =3D "Realtek Krypton EVB (8GB)"; + + memory@40000 { + device_type =3D "memory"; + reg =3D <0x0 0x50000 0x0 0x7ffb0000>, + <0x0 0x8a100000 0x0 0xdef0000>, + <0x0 0x98700000 0x0 0x7900000>, + <0x0 0xa0600000 0x0 0x5ea00000>, + <0x1 0x0 0x0 0xa0000000>, + <0x1 0xa0600000 0x0 0x5fa00000>; + }; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1861b-krypton.dtsi b/arch/arm64= /boot/dts/realtek/rtd1861b-krypton.dtsi new file mode 100644 index 000000000000..b500f4d2c502 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1861b-krypton.dtsi @@ -0,0 +1,72 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1861B Krypton EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1861.dtsi" + +/ { + chosen { + stdout-path =3D "serial0:460800n8"; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + linux,cma { + compatible =3D "shared-dma-pool"; + alignment =3D <0x0 0x400000>; + alloc-ranges =3D <0x0 0x0 0x0 0x20000000>; + size =3D <0x0 0x2000000>; + reusable; + linux,cma-default; + }; + }; + + cpu_opps: opp-table-cpu { + compatible =3D "operating-points-v2"; + opp-shared; + + opp1200: opp-1200000000 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <900000>; + }; + + opp1600: opp-1600000000 { + opp-hz =3D /bits/ 64 <1600000000>; + opp-microvolt =3D <1000000>; + opp-suspend; + }; + + opp1800: opp-1800000000 { + opp-hz =3D /bits/ 64 <1800000000>; + opp-microvolt =3D <1050000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu1 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu2 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu3 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1920.dtsi b/arch/arm64/boot/dts= /realtek/rtd1920.dtsi new file mode 100644 index 000000000000..becf546216e9 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1920.dtsi @@ -0,0 +1,12 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1920 SoC + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include "kent.dtsi" + +&uart0 { + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts b/arch= /arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts new file mode 100644 index 000000000000..9fd6976e0d9b --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts @@ -0,0 +1,23 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1920S Smallville EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1920s-smallville.dtsi" + +/ { + compatible =3D "realtek,smallville", "realtek,rtd1920s"; + model =3D "Realtek Smallville EVB (4GB)"; + + memory@40000 { + device_type =3D "memory"; + reg =3D <0x0 0x50000 0x0 0x7ffb0000>, + <0x0 0x8a100000 0x0 0xdef0000>, + <0x0 0x98700000 0x0 0x7900000>, + <0x0 0xa1000000 0x0 0x5e000000>; + }; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1920s-smallville.dtsi b/arch/ar= m64/boot/dts/realtek/rtd1920s-smallville.dtsi new file mode 100644 index 000000000000..3db8fcea6447 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1920s-smallville.dtsi @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Realtek RTD1920S Smallville EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include +#include "rtd1920.dtsi" + +/ { + chosen { + stdout-path =3D "serial0:460800n8"; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + protected_mem: protected-mem@50000 { + reg =3D <0x0 0x50000 0x0 0xbf0000>; + no-map; + }; + + metadata: metadata@c40000 { + reg =3D <0x0 0xc40000 0x0 0x3c4000>; + no-map; + }; + + linux,cma { + compatible =3D "shared-dma-pool"; + alignment =3D <0x0 0x400000>; + alloc-ranges =3D <0x0 0x0 0x0 0x20000000>; + size =3D <0x0 0x2000000>; + reusable; + linux,cma-default; + }; + }; + + cpu_opps: opp-table-cpu { + compatible =3D "operating-points-v2"; + opp-shared; + + opp800: opp-800000000 { + opp-hz =3D /bits/ 64 <800000000>; + opp-microvolt =3D <830000 830000 1100000>; + }; + + opp900: opp-900000000 { + opp-hz =3D /bits/ 64 <900000000>; + opp-microvolt =3D <850000 850000 1100000>; + }; + + opp1000: opp-1000000000 { + opp-hz =3D /bits/ 64 <1000000000>; + opp-microvolt =3D <870000 870000 1100000>; + }; + + opp1100: opp-1100000000 { + opp-hz =3D /bits/ 64 <1100000000>; + opp-microvolt =3D <890000 890000 1100000>; + }; + + opp1200: opp-1200000000 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <910000 910000 1100000>; + }; + + opp1300: opp-1300000000 { + opp-hz =3D /bits/ 64 <1300000000>; + opp-microvolt =3D <930000 930000 1100000>; + }; + + opp1400: opp-1400000000 { + opp-hz =3D /bits/ 64 <1400000000>; + opp-microvolt =3D <950000 950000 1100000>; + }; + + opp1500: opp-1500000000 { + opp-hz =3D /bits/ 64 <1500000000>; + opp-microvolt =3D <970000 970000 1100000>; + }; + + opp1600: opp-1600000000 { + opp-hz =3D /bits/ 64 <1600000000>; + opp-microvolt =3D <990000 990000 1100000>; + opp-suspend; + }; + + opp1700: opp-1700000000 { + opp-hz =3D /bits/ 64 <1700000000>; + opp-microvolt =3D <1010000 1010000 1100000>; + }; + + opp1800: opp-1800000000 { + opp-hz =3D /bits/ 64 <1800000000>; + opp-microvolt =3D <1030000 1030000 1100000>; + }; + + opp1900: opp-1900000000 { + opp-hz =3D /bits/ 64 <1900000000>; + opp-microvolt =3D <1050000 1050000 1100000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu1 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu2 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu3 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; --=20 2.34.1