From nobody Mon Feb 9 16:45:19 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DB572BE7DD for ; Tue, 27 Jan 2026 08:34:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502863; cv=none; b=Mk/mYEdL5QvBPDL6dQ+Yvf/162gSPbe1/KDpR2TVK/zauxYz4Gj5MpRHMxOhITRovJXEku1OFybjWLpdfPAwJC6aY8WjNg0JqCWdbwXWZg+EEe/X0DK934JD+gNbYBkr2DgeOI7ZReSIXZHZrTws5NJDwYKBV7u6AvJ6X42CY7Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502863; c=relaxed/simple; bh=KgiYdQUqBakVJIDsBDjsOZR0inR5/J6rWADeDsWJ9x0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RnM743oqmRJA0WUQpsvafVe69Al7rxyDa4A/xYi8Dv5TWK7kLNmX+t/TcbrhKXuTUFGIo5ZWUCjnxEy4y+0oq4xq2pTIvF3iGG9/E5ZVVHUZiKfApB3jQT3I+lqzk2ijXcNuvRz+7kp6vUtXphaKM+UMyPYfBuFdq/zXPkrWBOk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=l3Gc44rv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=K8eTHert; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="l3Gc44rv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="K8eTHert" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4UNCb700433 for ; Tue, 27 Jan 2026 08:34:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8/flXcGJ6PdTOR/uXnaHxrWjBMccWTnyDBQYBWiZNiY=; b=l3Gc44rv7o3vzE5R ZGziYlXyJ5NBtTLj5HvgWESkOqa99lO3NFeEYk/8JgCmQmEzGTfdaV2Hk/r1Vl+w Acyg0o6ot5W1lkE7eOiQmmiZEQtABjEqfX9fnXypO/bqS32dhr53dWbvfK1dpyBz SACly4vSbcTgVG08y/lU72JQWal/tkmQRQgGqup/JVuXf6gG0mN5vO4qbqfH75QV lqY2LgirPpb8FyzktU9BvzsRR4NgpH8hO5b8NC4LSRl99OCdj2eVSpnZHml5tAR8 dRcwAL8NwfYEDlvORKzufgSAWjOAAnVbrKiEinAJBouzHtQbN2tf1Egz1/QOpaXu FbMs8g== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxew3t0a7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:20 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2b715b26fc3so7257448eec.1 for ; Tue, 27 Jan 2026 00:34:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502859; x=1770107659; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8/flXcGJ6PdTOR/uXnaHxrWjBMccWTnyDBQYBWiZNiY=; b=K8eTHertwv6DFEZt4TNexqYcgfrSBwXFmt5njlTEh+neBuOU8PPPAWRZxPIdlYLY0x kEXb7EFnKYNOudWIakN88isg57d7m3wLh7kMne2xOzj7TyvhRlZ7Kr/aAYnNaPgDnHrD zmmoN3qQRaIGtYAqT08nJhV5HuHyv0tQEx1894xibFIYGOLJM7ttHPyIs6mi78wKG75d 8XltQJwRWAH5LY69HiAeFRD7nUAjMgVnyjmqiDXz8jWQ8iTnCqemPKL9rWQwVC5Qo1j7 fVUwbvSpqPmFLI+tKVwtKw0MvHsVPrxdcUPVT43sSG1ocfOiX3EV/H+9e8WQ/tTVUhvI wnmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502859; x=1770107659; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=8/flXcGJ6PdTOR/uXnaHxrWjBMccWTnyDBQYBWiZNiY=; b=vSkW1d5QZW3Z1vx3eoH3TACHDFt22Old4fUKXvUJEdy+MaIFtGUmD5gMGUm5NPYnzB kVAuUmikWUCG/Zfks6Y6v1gvhBsE98pvwWbxQ4QgbLxnXuHdHC4zmDyOfzUB9C48xpan t+bN+NYTsosM0Vp0R+BfZRVw//dzL4pAyiIgor4Yk3707X8fStViP1PPApVmLLEjJ5Ro xx2aBMHaIidU4ycvdNRNSVuxztBH+IRN2EqxdBb0Od4zZiCU1cP6o9FswBT/ig0ODCgX 0/KSvNXmv6ozhGDzeRqQN8FSMyz17ToE1wOWx3jjrs6C10uHpeu8qYRf8EOswGXJ0jnp BJnA== X-Forwarded-Encrypted: i=1; AJvYcCUzbghhE3IjEtJR+LygXg6EgegiZIVH3tGxuK05zZmVlageg2z8LkkSIZPwd5oMPDiUSEKvmxl7WuGimF0=@vger.kernel.org X-Gm-Message-State: AOJu0Ywf5NjxMfAdnpO5GAL5xOwI4ylsH8efhFXJMwmd2oGGXhijugPy xNfqOFYuHmV5Z+7xIxKnDZQcUVJdXeJSmIo6r+hjXJ8B6h2vj4xDhM8e4FxefA8N24t6MaXawAk Qvwc3Ht0n/AaLrfU+3jiBmind7HV3azM1GBYYy9uTOi6Tk8CDuh6Hr+NIyE7dcmrOpzM= X-Gm-Gg: AZuq6aLvdhljEm6qm6fmKf3+V458Pl/nSKIYXP5TDwbX0zbhzpwubSjZRWG6a4B6Tn8 DmIL3+A1EN8g7R5VGchKo2zww3CjPehMsplfaCN+KiSwHE/Fr2ElOLrSDtT7gqDChNLkkr1SVoi lCC/mGCG7OPGWHtIc2kDP5kK9zWBMVdRQKG3lzYep+WTu2K1buCeDd6FGSC2sSeGBfvi8Ye7g5/ wdWLttNkaRpWaWrTnf8sMgYuvxrB4UZZVvDO7tMgiOMW/gY8Plk5dGYwf211A9Kg15RqQ/nZ0Q4 IHPwpd7A1HPE/XqcauZ6FGa3AhAtxXmfYFRf7K35W34piZDwv1zcVLD375Plshb9j/Z/qkLnDUc Rd7mtkVuGsNAPkQkGdmfxzPovYBTqncfgDGG0yDaPygiJW3NhR1M9Od24Vq9t X-Received: by 2002:a05:7022:321:b0:119:e56b:98ba with SMTP id a92af1059eb24-124a00c5160mr591582c88.33.1769502859368; Tue, 27 Jan 2026 00:34:19 -0800 (PST) X-Received: by 2002:a05:7022:321:b0:119:e56b:98ba with SMTP id a92af1059eb24-124a00c5160mr591569c88.33.1769502858809; Tue, 27 Jan 2026 00:34:18 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:18 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:06 -0800 Subject: [PATCH v4 09/10] arm64: dts: qcom: kaanapali: Add support for MM clock controllers for Kaanapali Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-9-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Taniya Das X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=4445; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=VPUBF2+O+sFRwBRhwUAJei7nq5athZS34ZhMbl4Ri/o=; b=tb0w3C0Ah6IyZDUNAus8OoFxoU2IngMKGRS7mqMm7JndTF/FQJHWfTwVLVbbxriye/WpLacWK 0KYFcJbr1RCDpigsO0z4H17a9I3RcxCByntIBh/89XNwkHWc01yo3tv X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-ORIG-GUID: vhi7BC01qI4hpzeLz7h7HPLtpiou5dYk X-Proofpoint-GUID: vhi7BC01qI4hpzeLz7h7HPLtpiou5dYk X-Authority-Analysis: v=2.4 cv=J8CnLQnS c=1 sm=1 tr=0 ts=6978788c cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=Y3HLYP14RHR0fgYgac8A:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX1RjNsvPcfOE4 9K4qNNVFw1B6ooEWsgv/s6/5pgZV2L8JJwLIsiaBtRAu2n+PAfJWS02k9MUUW06vXfEdwNDNrU8 VlnrkCuugFbRdqRChL7UIrugHQ9S3aR5KrlweaOaqRo5Me+yU2EHTWd2+EvV793jMA2qT7Qqrri 0QvdfsoR+4bKq9s98H3QsPPVVmKRk6yrKb1sobPROIBJ66Y0tZBH2GWTQMdJX7M7Vj3V+9AR9zz jBzURtaDftacvpycoyvCaiDY1p74qyFLpqmI7Jl1z5v0wWsgZXVEMGvIrW4+BYfD8BMRmlkeRw9 yzJJq4ThuLnSI8Xk+5rWoCKeRmfxo6PFMiQ5t7BIzij3JKxGyn6kCuvta4aQmQ5dihVaA0cOk8O FRVTRdzcuY3Gv7zh2MJjeSCAN9Z9IcATRH8eAkhCUWNfxoZO9O+xMO/bij4CU70jFOtTyvo9kKR lUeE0PdmQX3X+2HeIxA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Taniya Das Add the device nodes for the multimedia clock controllers (cambistmclkcc, camcc, dispcc, videocc, gpucc and gxclkctl). Signed-off-by: Taniya Das Signed-off-by: Jingyi Wang Reviewed-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 111 ++++++++++++++++++++++++++++= ++++ 1 file changed, 111 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 050d47691f5c..53e159a58768 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -3,7 +3,13 @@ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 +#include +#include +#include #include +#include +#include +#include #include #include #include @@ -1557,6 +1563,24 @@ aggre_noc: interconnect@16e0000 { <&rpmhcc RPMH_IPA_CLK>; }; =20 + cambistmclkcc: clock-controller@1760000 { + compatible =3D "qcom,kaanapali-cambistmclkcc"; + reg =3D <0x0 0x01760000 0x0 0x6000>; + + clocks =3D <&gcc GCC_CAM_BIST_MCLK_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + mmss_noc: interconnect@1780000 { compatible =3D "qcom,kaanapali-mmss-noc"; reg =3D <0x0 0x01780000 0x0 0x5b800>; @@ -2532,6 +2556,46 @@ tcsr: clock-controller@1fc0000 { #reset-cells =3D <1>; }; =20 + videocc: clock-controller@20f0000 { + compatible =3D "qcom,kaanapali-videocc"; + reg =3D <0x0 0x020f0000 0x0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_VIDEO_AHB_CLK>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + gxclkctl: clock-controller@3d64000 { + compatible =3D "qcom,kaanapali-gxclkctl"; + reg =3D <0x0 0x03d64000 0x0 0x6000>; + + power-domains =3D <&rpmhpd RPMHPD_GFX>, + <&rpmhpd RPMHPD_GMXC>, + <&gpucc GPU_CC_CX_GDSC>; + + #power-domain-cells =3D <1>; + }; + + gpucc: clock-controller@3d90000 { + compatible =3D "qcom,kaanapali-gpucc"; + reg =3D <0x0 0x03d90000 0x0 0x9800>; + + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_GPU_GPLL0_CLK_SRC>, + <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + remoteproc_adsp: remoteproc@6800000 { compatible =3D "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas"; reg =3D <0x0 0x06800000 0x0 0x10000>; @@ -3073,6 +3137,53 @@ opp-202000000 { }; }; =20 + camcc: clock-controller@956d000 { + compatible =3D "qcom,kaanapali-camcc"; + reg =3D <0x0 0x0956d000 0x0 0x80000>; + + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + dispcc: clock-controller@9ba2000 { + compatible =3D "qcom,kaanapali-dispcc"; + reg =3D <0x0 0x09ba2000 0x0 0x20000>; + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,kaanapali-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, --=20 2.25.1