From nobody Sun Feb 8 18:08:38 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C73D629B8EF for ; Tue, 27 Jan 2026 08:34:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502853; cv=none; b=PiQ1820gqU4m65obRnmMZsUy+4lfHOHHDWJd/2e78Z9lsU/vjro4ZuHOcJbdFL+JliPyZx5ZJYPS/I65WmDM8kRRqsxPsoChjYiv3jwMhUdHcsS7BPiE1k6jzynyX19TgORB0S5UFpcXQj4unn3BTO8wdqpM0yAFUJQnn94MZqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502853; c=relaxed/simple; bh=1em+TGSoqfXn7ixdbrG7OS7LqS9A8AeB5DOEyK4xRs0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BhZ/h9RiBbENOzOQ96lJYBkFcC7ZYmw/jJqL0uQGFP6vWPG8cUQGm1YsknJjNlEaf26S8gbzQ7QzEy1C/dAHrq58ljjGnriypxRz2YBByJBWzBkMfMMC+B0axRaFDDgB2jpRoh9rOlv6TMYvJRMwgDplFSh1XK80EJEeKGzVgGw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XwQI1F7+; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RnsCTK+a; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XwQI1F7+"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RnsCTK+a" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4UJdr700184 for ; Tue, 27 Jan 2026 08:34:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nBLMhpAoxA7gX/R8PINLFKG5sxDHLas6GJap2I5S4kM=; b=XwQI1F7+JiKNHztM PYPZ8qRjFsaJhy+pj7SRPRmfSZOJra2nITSGJsD61UaQ0aQJg/v/gChDZHqehxtk R+8hl658u9lPezkw+R2SWK8kAA4SoPUFaOaCPqMkrR1ab5iLvf21Sqv01EqyomI8 8eSDtT/nWHPc7RuWYu47835k1vFKd1lI/g/4XAREoo5N86e791z0wjup4AphlELI uXn8aTidCOgxI5siQf4NqBFbIdxAUsYoyhV860+T4mRx09nu1idZyTNErfbvTmS/ HhMAEdDLgKIRHwI6ufLBRRKE/I64UAhVJ4Mm3bC9irfI9U4ILt9B0LryxLCihvup +aqrfw== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxew3t09e-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:11 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-2b75222e9easo13357786eec.1 for ; Tue, 27 Jan 2026 00:34:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502850; x=1770107650; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=nBLMhpAoxA7gX/R8PINLFKG5sxDHLas6GJap2I5S4kM=; b=RnsCTK+a39dDJlMd93NkTBYM2+oJ5HNK6D/cu+KXloKlrQFbp1RT2nytm8VywtsRjQ y7Dh+4Oc2h9hyCEs+o3uOwtoWGslpDG1vQFC/4UZrNRW0l/+XJWoxCVfC3PaL9DMmNE7 gs48yytVqJ72cvelPz4D+/2ZrUE1f2ncTWh2EHwSYQuWYSy0YTeba5pFoBoTHa20O14Y /3MTs2tJVz9sU9SaanrYkShtY3O4CN8VAixUJjmPVXxRw1f8P1K5zjZeAU7vWw0lbscz U6wpCDxR3g2jv1iKH7+ylNlVVnPkmYLfl4biS+X/uicuHUP1Fq9JEeWq18HPaLqro+qk Xi/A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502850; x=1770107650; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=nBLMhpAoxA7gX/R8PINLFKG5sxDHLas6GJap2I5S4kM=; b=xJqDY1j2G5+dAwtLMaffXSlZOuEgPkxC6Wslxs/Hej0JGTrZEEsy3gKLqlpCsKcp8b bjVWmtCxrdEUivfA11xyT9aAYhlQ++L0m6lXyLGd0gJ1LRMaz/Gptjebj8hNa6GbyDKe 04WuLtZChDVKtFqgkInDk55+t9a8/Ypy6HcXf5F4Pxx/dbiUoaLWliZ0jyq7Dflyw1Mu xeDrJr2s8IMOD6tBzCkicXXLT45GIfCdYHKy5L9AvFE5NBgIkXmTFj+9CmkhKXE9JKAu LthqhKsDj5HtGYo9PSESSavWU6q+vqXhB2NHcbHKr+Wy48xI61pQWO1/bPqc+eHGjmuT +ZPQ== X-Forwarded-Encrypted: i=1; AJvYcCXLLImshGdDnc79pSdz9cnHPAvB6sus+Z7Hrx5ZkZaLU13m6vNttEhfF7OEk1YWh0pGAXjtaRR+tEfNgww=@vger.kernel.org X-Gm-Message-State: AOJu0YwBA9bRg1A8b5/rIbEcx59iU2xJ/Hi8Xag91GHRtQZoDX1nHJ0v kVmx1HWQAoJNhMXGM+9NfHHy0zTugv6HWwn6kB2biWQsLlC8dQLCVz/A2qvukqGUpjRjqopHa/Q XZIq2s4v5AtuaCGKjZaJrlMHVSPje1uuWAQfBeW39UeeMXzlBzaNys7e/r057gAw4I4I= X-Gm-Gg: AZuq6aJsurvgUBXcb4weqElYGsZTh+BS+VP2iXLcCEJiwZOanRvPVxhbvdjuPOioAU6 WSqTvQT/GJQr8zJNp2gR/RkolmWhsG9gcIH6BN4Pfp2svzemgjS3DfBGxci1EgZTxlAUm2q3ns7 cbEdLj2YO5qnFzYXXLT1alhqwiZN7e2/CT7+DVI21XLWdm4XyrOZyMYWAoTEGP5TSiPyY9wdtuc ajb7GfavFP4nQJtfgkkTbAVWDQmYlrSAvk6m/wYD3z/VScIHMAdblVbUgNrrX9J7s68tQ+ABe6b FwqPG2NR6fBOyt314GttZOghs3J1oeE9fzyfiWAF1lbPbKpyrfylQ8L+bHEbE+NXjOdJYM/sYF4 4z1pybU5gkc/OObZtb6y7VYUPf9zUolI6BufdwLV/2lLtIP6Q5OLGZf3qUWg1 X-Received: by 2002:a05:7022:689c:b0:11b:9386:8260 with SMTP id a92af1059eb24-124a00ddb35mr737532c88.45.1769502850196; Tue, 27 Jan 2026 00:34:10 -0800 (PST) X-Received: by 2002:a05:7022:689c:b0:11b:9386:8260 with SMTP id a92af1059eb24-124a00ddb35mr737520c88.45.1769502849534; Tue, 27 Jan 2026 00:34:09 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:08 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:33:58 -0800 Subject: [PATCH v4 01/10] arm64: dts: qcom: kaanapali: add coresight nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-1-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Jie Gan , Konrad Dybcio X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=23446; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=Yx5VQyk9T8zr3doGPyurqp2OyqH3AdVL52ILnOdezUo=; b=KH4wEsolKkIKTBW8w+yf63OFsmt9Q3yaUUK8W4sFqmbcCB5Vphr4WFXbJBPnnRUFiToDRNaal ++n5YZ94BS+Br6brxWKUQtjyilzpr+3aE6+Pk8gACt7d+tm5OM+z3jt X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-ORIG-GUID: Q_AeqUSV89g8x-wKRuqyCNF7RKy8ljXj X-Proofpoint-GUID: Q_AeqUSV89g8x-wKRuqyCNF7RKy8ljXj X-Authority-Analysis: v=2.4 cv=J8CnLQnS c=1 sm=1 tr=0 ts=69787883 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=7UlbJtpOWuNyX1kucuYA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX+g+k3ibfCrn5 bxfGvLsCPmFOVcx2WRxzxshE9DjamaqwVUjYROAVZ0OK3iuQjNcRIYjqQMHRf9PLofHKDSr7C5a puNS+CpcGj0A/2NOjZAwOocd+guslZlQQjftVynYiasjJXSm7Z9pbkGCAHwp9s8vCLWp1MvCJcn w1zpR/Qz7+erqMfr7pnYGiavq88cVuWb3Q74uJcX1gLVlZYu/MjabCwipTGz2lt8YFwzn6Ha+qc Ln8VnnDNopPvf/vhaQzaBBGxfGf8odZU7lbLWmecBLjmQst+I8KoPwwxXFJdWGSe5S4FcQeeAMi Fd5UF+snMGziocOV6xOKraMqFG79Q7GB+eelzhmPVmeGu60FAU0WksM6IUVRFSNLZSVwQZZtyzT v9rftkx3gK2lDRI8W0UZs56oQVnGf8CXyxunKlawiredskoCHosjvSdx8aBgAqouHQVu7FqIxR8 4VTRr2Tjva9bFvQk8uA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Jie Gan Add CoreSight nodes to enable trace paths such as TPDM->ETF and STM->ETF. These devices are part of the AOSS, CDSP, QDSS, modem and some small subsystems, such as DCC, GCC, ipcc and so on. Reviewed-by: Konrad Dybcio Signed-off-by: Jie Gan Signed-off-by: Jingyi Wang Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 1160 +++++++++++++++++++++++++++= ++++ 1 file changed, 1160 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 9ef57ad0ca71..6e231850d5d6 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -1080,6 +1080,1114 @@ card-detect-pins { }; }; =20 + stm@10002000 { + compatible =3D "arm,coresight-stm", "arm,primecell"; + reg =3D <0x0 0x10002000 0x0 0x1000>, + <0x0 0x16280000 0x0 0x180000>; + reg-names =3D "stm-base", + "stm-stimulus-base"; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + stm_out: endpoint { + remote-endpoint =3D <&funnel_in0_in7>; + }; + }; + }; + }; + + tpdm@10003000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x10003000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_dcc_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in0>; + }; + }; + }; + }; + + tpda@10004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x10004000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_qdss_in0: endpoint { + remote-endpoint =3D <&tpdm_dcc_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_qdss_in1: endpoint { + remote-endpoint =3D <&tpdm_spdm_out>; + }; + }; + }; + + out-ports { + port { + tpda_qdss_out: endpoint { + remote-endpoint =3D <&funnel_in0_in6>; + }; + }; + }; + }; + + tpdm@1000f000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1000f000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_spdm_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in1>; + }; + }; + }; + }; + + funnel@10041000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x10041000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_in0_in0: endpoint { + remote-endpoint =3D <&tn_ag_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_in0_in6: endpoint { + remote-endpoint =3D <&tpda_qdss_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in0_in7: endpoint { + remote-endpoint =3D <&stm_out>; + }; + }; + }; + + out-ports { + port { + funnel_in0_out: endpoint { + remote-endpoint =3D <&funnel_aoss_in6>; + }; + }; + }; + }; + + tpdm@11000000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11000000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_modem0_out: endpoint { + remote-endpoint =3D <&tpda_modem_in0>; + }; + }; + }; + }; + + tpda@11004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x11004000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_modem_in0: endpoint { + remote-endpoint =3D <&tpdm_modem0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_modem_in1: endpoint { + remote-endpoint =3D <&tpdm_modem1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_modem_in2: endpoint { + remote-endpoint =3D <&tpdm_modem2_out>; + }; + }; + }; + + out-ports { + port { + tpda_modem_out: endpoint { + remote-endpoint =3D <&funnel_modem_dl_in0>; + }; + }; + }; + }; + + funnel@11005000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x11005000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_modem_dl_in0: endpoint { + remote-endpoint =3D <&tpda_modem_out>; + }; + }; + }; + + out-ports { + port { + funnel_modem_dl_out: endpoint { + remote-endpoint =3D <&tn_ag_in13>; + }; + }; + }; + }; + + tpdm@1102c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1102c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_gcc_out: endpoint { + remote-endpoint =3D <&tn_ag_in17>; + }; + }; + }; + }; + + tpdm@11180000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11180000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_cdsp_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in0>; + }; + }; + }; + }; + + tpdm@11183000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11183000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_cmsr1_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in3>; + }; + }; + }; + }; + + tpdm@11184000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11184000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_cmsr2_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in4>; + }; + }; + }; + }; + + tpdm@11185000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11185000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_cdsp_dpm1_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in5>; + }; + }; + }; + }; + + tpdm@11186000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11186000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_cdsp_dpm2_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in6>; + }; + }; + }; + }; + + tpda@11188000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x11188000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_cdsp_in0: endpoint { + remote-endpoint =3D <&tpdm_cdsp_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_cdsp_in1: endpoint { + remote-endpoint =3D <&tpdm_cdsp_llm_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_cdsp_in2: endpoint { + remote-endpoint =3D <&tpdm_cdsp_llm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_cdsp_in3: endpoint { + remote-endpoint =3D <&tpdm_cdsp_cmsr1_out>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_cdsp_in4: endpoint { + remote-endpoint =3D <&tpdm_cdsp_cmsr2_out>; + }; + }; + + port@5 { + reg =3D <5>; + + tpda_cdsp_in5: endpoint { + remote-endpoint =3D <&tpdm_cdsp_dpm1_out>; + }; + }; + + port@6 { + reg =3D <6>; + + tpda_cdsp_in6: endpoint { + remote-endpoint =3D <&tpdm_cdsp_dpm2_out>; + }; + }; + }; + + out-ports { + port { + tpda_cdsp_out: endpoint { + remote-endpoint =3D <&funnel_cdsp_in0>; + }; + }; + }; + }; + + funnel@11189000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x11189000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_cdsp_in0: endpoint { + remote-endpoint =3D <&tpda_cdsp_out>; + }; + }; + }; + + out-ports { + port { + funnel_cdsp_out: endpoint { + remote-endpoint =3D <&tn_ag_in16>; + }; + }; + }; + }; + + tpdm@111a3000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a3000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_pmu_out: endpoint { + remote-endpoint =3D <&tn_ag_in29>; + }; + }; + }; + }; + + tpdm@111a4000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a4000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_qrng_out: endpoint { + remote-endpoint =3D <&tn_ag_in18>; + }; + }; + }; + }; + + tpdm@111a5000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a5000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_dlmm_out: endpoint { + remote-endpoint =3D <&tn_ag_in25>; + }; + }; + }; + }; + + tpdm@111a6000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a6000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_north_dsb_out: endpoint { + remote-endpoint =3D <&tn_ag_in26>; + }; + }; + }; + }; + + tpdm@111a7000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a7000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_south_dsb_out: endpoint { + remote-endpoint =3D <&tn_ag_in27>; + }; + }; + }; + }; + + tpdm@111a8000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a8000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_rdpm_cmb0_out: endpoint { + remote-endpoint =3D <&tn_ag_in30>; + }; + }; + }; + }; + + tpdm@111a9000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111a9000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_rdpm_cmb1_out: endpoint { + remote-endpoint =3D <&tn_ag_in31>; + }; + }; + }; + }; + + tpdm@111aa000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111aa000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_rdpm_cmb2_out: endpoint { + remote-endpoint =3D <&tn_ag_in32>; + }; + }; + }; + }; + + tpdm@111ab000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ab000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb0_out: endpoint { + remote-endpoint =3D <&tn_ag_in36>; + }; + }; + }; + }; + + tpdm@111ac000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ac000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb1_out: endpoint { + remote-endpoint =3D <&tn_ag_in28>; + }; + }; + }; + }; + + tpdm@111ad000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ad000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb2_out: endpoint { + remote-endpoint =3D <&tn_ag_in34>; + }; + }; + }; + }; + + tpdm@111ae000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111ae000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb3_out: endpoint { + remote-endpoint =3D <&tn_ag_in37>; + }; + }; + }; + }; + + tpdm@111af000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111af000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_ipcc_cmb4_out: endpoint { + remote-endpoint =3D <&tn_ag_in35>; + }; + }; + }; + }; + + tpdm@111b3000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111b3000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_pcie_rscc_out: endpoint { + remote-endpoint =3D <&tn_ag_in8>; + }; + }; + }; + }; + + tn@111b8000 { + compatible =3D "qcom,coresight-tnoc", "arm,primecell"; + reg =3D <0x0 0x111b8000 0x0 0x4200>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@8 { + reg =3D <8>; + + tn_ag_in8: endpoint { + remote-endpoint =3D <&tpdm_pcie_rscc_out>; + }; + }; + + port@d { + reg =3D <0xd>; + + tn_ag_in13: endpoint { + remote-endpoint =3D <&funnel_modem_dl_out>; + }; + }; + + port@10 { + reg =3D <0x10>; + + tn_ag_in16: endpoint { + remote-endpoint =3D <&funnel_cdsp_out>; + }; + }; + + port@11 { + reg =3D <0x11>; + + tn_ag_in17: endpoint { + remote-endpoint =3D <&tpdm_gcc_out>; + }; + }; + + port@12 { + reg =3D <0x12>; + + tn_ag_in18: endpoint { + remote-endpoint =3D <&tpdm_qrng_out>; + }; + }; + + port@13 { + reg =3D <0x13>; + + tn_ag_in19: endpoint { + remote-endpoint =3D <&tpdm_qm_out>; + }; + }; + + port@15 { + reg =3D <0x15>; + + tn_ag_in21: endpoint { + remote-endpoint =3D <&tpdm_ipa_out>; + }; + }; + + port@19 { + reg =3D <0x19>; + + tn_ag_in25: endpoint { + remote-endpoint =3D <&tpdm_dlmm_out>; + }; + }; + + port@1a { + reg =3D <0x1a>; + + tn_ag_in26: endpoint { + remote-endpoint =3D <&tpdm_north_dsb_out>; + }; + }; + + port@1b { + reg =3D <0x1b>; + + tn_ag_in27: endpoint { + remote-endpoint =3D <&tpdm_south_dsb_out>; + }; + }; + + port@1c { + reg =3D <0x1c>; + + tn_ag_in28: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb1_out>; + }; + }; + + port@1d { + reg =3D <0x1d>; + + tn_ag_in29: endpoint { + remote-endpoint =3D <&tpdm_pmu_out>; + }; + }; + + port@1e { + reg =3D <0x1e>; + + tn_ag_in30: endpoint { + remote-endpoint =3D <&tpdm_rdpm_cmb0_out>; + }; + }; + + port@1f { + reg =3D <0x1f>; + + tn_ag_in31: endpoint { + remote-endpoint =3D <&tpdm_rdpm_cmb1_out>; + }; + }; + + port@20 { + reg =3D <0x20>; + + tn_ag_in32: endpoint { + remote-endpoint =3D <&tpdm_rdpm_cmb2_out>; + }; + }; + + port@22 { + reg =3D <0x22>; + + tn_ag_in34: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb2_out>; + }; + }; + + port@23 { + reg =3D <0x23>; + + tn_ag_in35: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb4_out>; + }; + }; + + port@24 { + reg =3D <0x24>; + + tn_ag_in36: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb0_out>; + }; + }; + + port@25 { + reg =3D <37>; + + tn_ag_in37: endpoint { + remote-endpoint =3D <&tpdm_ipcc_cmb3_out>; + }; + }; + }; + + out-ports { + port { + tn_ag_out: endpoint { + remote-endpoint =3D <&funnel_in0_in0>; + }; + }; + }; + }; + + tpdm@111d0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x111d0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + tpdm_qm_out: endpoint { + remote-endpoint =3D <&tn_ag_in19>; + }; + }; + }; + }; + + tpdm@11303000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11303000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio4_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in4>; + }; + }; + }; + }; + + funnel@11304000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x11304000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@5 { + reg =3D <5>; + + funnel_aoss_in5: endpoint { + remote-endpoint =3D <&tpda_aoss_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_aoss_in6: endpoint { + remote-endpoint =3D <&funnel_in0_out>; + }; + }; + + }; + + out-ports { + port { + funnel_aoss_out: endpoint { + remote-endpoint =3D <&tmc_etf_in>; + }; + }; + }; + }; + + tmc@11305000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x11305000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tmc_etf_in: endpoint { + remote-endpoint =3D <&funnel_aoss_out>; + }; + }; + }; + }; + + tpda@11308000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x11308000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_aoss_in0: endpoint { + remote-endpoint =3D <&tpdm_swao_prio0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_aoss_in1: endpoint { + remote-endpoint =3D <&tpdm_swao_prio1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + tpda_aoss_in2: endpoint { + remote-endpoint =3D <&tpdm_swao_prio2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + tpda_aoss_in3: endpoint { + remote-endpoint =3D <&tpdm_swao_prio3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_aoss_in4: endpoint { + remote-endpoint =3D <&tpdm_swao_prio4_out>; + }; + }; + + port@5 { + reg =3D <5>; + + tpda_aoss_in5: endpoint { + remote-endpoint =3D <&tpdm_swao_out>; + }; + }; + }; + + out-ports { + port { + tpda_aoss_out: endpoint { + remote-endpoint =3D <&funnel_aoss_in5>; + }; + }; + }; + }; + + tpdm@11309000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11309000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio0_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in0>; + }; + }; + }; + }; + + tpdm@1130a000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio1_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in1>; + }; + }; + }; + }; + + tpdm@1130b000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio2_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in2>; + }; + }; + }; + }; + + tpdm@1130c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_swao_prio3_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in3>; + }; + }; + }; + }; + + tpdm@1130d000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x1130d000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_swao_out: endpoint { + remote-endpoint =3D <&tpda_aoss_in5>; + }; + }; + }; + }; + + tpdm@11422000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x11422000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_ipa_out: endpoint { + remote-endpoint =3D <&tn_ag_in21>; + }; + }; + }; + }; + sram@14680000 { compatible =3D "qcom,kaanapali-imem", "mmio-sram"; reg =3D <0x0 0x14680000 0x0 0x1000>; @@ -1603,4 +2711,56 @@ timer { , ; }; + + tpdm-cdsp-llm { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_llm_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in1>; + }; + }; + }; + }; + + tpdm-cdsp-llm2 { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_cdsp_llm2_out: endpoint { + remote-endpoint =3D <&tpda_cdsp_in2>; + }; + }; + }; + }; + + tpdm-modem1 { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <32>; + + out-ports { + port { + tpdm_modem1_out: endpoint { + remote-endpoint =3D <&tpda_modem_in1>; + }; + }; + }; + }; + + tpdm-modem2 { + compatible =3D "qcom,coresight-static-tpdm"; + qcom,cmb-element-bits =3D <64>; + + out-ports { + port { + tpdm_modem2_out: endpoint { + remote-endpoint =3D <&tpda_modem_in2>; + }; + }; + }; + }; }; --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50D6A2BE629 for ; Tue, 27 Jan 2026 08:34:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502858; cv=none; b=kVAV2zUtLxt/RYaHuJMaoogjWToGaREm3xGLhRnmReqP6CusFN0NEPF111hOydezmz+hyh4/GX+EnjAsriqEi8rjg80F2BYD/UZ8i6g5qcFLXES9FZjMVIO5q6aeIWh8wpqH+SRrqHxdwU7AmPI8ys26f6CyKeauOFNyuQCxYB0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502858; c=relaxed/simple; bh=TwKM/iiZBc1hjmr0XFokc7xHd/LSEj0p3Bif+EobwI8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mGSD+ireFR9moE03CZ58XZXZ61Pe99QTVIwIh+AA/UdC1edpTAAIwr8gKJO+9ifxZeirPauyAMSlHlwFIk2lMiVVTLwEFq66FfcmKlX4tWR7tSmNcBH8M7Fq6PEk36XZ/o0NcF9YUGSdPZ9RsNU+hwej+bsYT5focwcJAdVj8gg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=d1C1c06J; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=jbDzepzK; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="d1C1c06J"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="jbDzepzK" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4UGd2184939 for ; Tue, 27 Jan 2026 08:34:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ae/JLaDJtVNIUI6HViu8SLk8O1F+gXZDZFTW9ereLNg=; b=d1C1c06JAK5fbEf/ GrQfCYspyRoq7cNZbRsybMkDw4IZEg3fLOiAm7KIv/sh2yMNwGiFVQ5XZi93yIuc sXHKAlul4n1DWxFnmOlkIGRT4ujGmrBEd78GS8o0s9dMJrILGBtDqhinrHRz4z7+ SWQsDcNbsjJ5V6OsTFf/vBrJUJb6n0tEdsYzPTHRaDs2RqOzecy2yXwuyHq8ITDy e+pxhz6QlHf97h9HBaJBbjFOc1fJmmu/1+o1C2GV5e76KOIG4Zq0Kkb5kkk+22RM S/yl+FLiJ0YqCbrGfLFxKNe301qdkmPNc4x2GlciIiJ8AYTDHLlQHxvtZ22Et71T DBaz/g== Received: from mail-dl1-f69.google.com (mail-dl1-f69.google.com [74.125.82.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxdv9j914-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:13 +0000 (GMT) Received: by mail-dl1-f69.google.com with SMTP id a92af1059eb24-124627fc58dso9662145c88.1 for ; Tue, 27 Jan 2026 00:34:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502852; x=1770107652; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ae/JLaDJtVNIUI6HViu8SLk8O1F+gXZDZFTW9ereLNg=; b=jbDzepzKcPsRi1gFiF8PSyP5NztqPSRKWvngCVqqkVJW44SWCwAT1LwI8iHk7TNrvr lrLU5FQem4kWdKqiKB3rB25C5cUtkUjwUEE6chP56mv83pe+GBF3heUAMfunDndKZ8kN bx/5PjL2ngFxzasg/GuvS3UGpTDx/IDIwHATOrf+mpo5JtNu3jMYdrwr6KtXMl3bYD04 pWMRNHM4L9ZaQGJzY0FB7M4S0UoHdDaT+Yv5gnr3qEhh5rBrMOhvVPPd+vDeXVR+kxdQ C0yTqDcOXQ4QIUzy6GU9lThKMYiePrRWhJZ9Kr8Gr2hNHgGLJb5niv6rWS3UcU1DOVlS QU9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502852; x=1770107652; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ae/JLaDJtVNIUI6HViu8SLk8O1F+gXZDZFTW9ereLNg=; b=TBI3imYht6JbhWCEKIjcYndwDwHfibbYZg5hRJbhO5QISjFVDMsanADOVBHcQkOO/n DvXePsPZE4Riomi59SsEy5HRF1ulZiclTXeDVEEBtwavVNVjXzKTQNzr5GPR+x1Csl+O yKUe1wM8Mx7pJQhDg3GxHP3kOfj4wHmjZuHoIIqFFaOzOICDmqQo5/84+y6kVBzqU3Nv guSab/NSGgP5h8aNMboczfV+0Jogx8a1KPz6+tndWT+AxpK9kYecMMH7FYY7CRLvS4km xRnGTWapI6p+pRmxcKEsAAABskJz2+wzk7ZSJQ7xkfnurP1nbDyo611VmbKp8YJI/0en RT6w== X-Forwarded-Encrypted: i=1; AJvYcCUSZkWThJgY7SdM/nFSzkVc9TbbvZWsQfTpNhB4jUL7OkjF1Wrjsrb+xYzBaLtjDZDC65sohcVK7e2xOjg=@vger.kernel.org X-Gm-Message-State: AOJu0YyxBCtdQqykn+YIAvkPFKr8/tz/UwSBdZzHN6bex98JPOQm3atA 3p3mRIjFU1AohDFHMIljwSLT4fZcwKBmOvhbWdFlyRLOWj2qgscYh3fGx3hngj0tziGvCFmp79+ VKeRlLfD8Hm4VfNdmafDOhUF0LzYbr/63ePO88ZAoJPa4csNHWbEqP2oXou3DklJvsNU= X-Gm-Gg: AZuq6aKn5CVlhVkzYEUtZuA1Bkn/zvPYDKClM7Fg6KCu0r4f80AuKjXxL6+a/J6x0Vg VgR+vd47cooqkZkMQmiK4wyjTqLHq5nmJplx1ojAaWbzspGUBPoodWF5S1LxDxEZJXeRwHJ/OEC yk3gUkA0hxyTWAwxWUi7sJUOg3qzsHYmTPPLK9Xuex+byWnYdCLxtUf6EMxj+j+TxWt3sLSOZ4p +3+IJVMlutCc+5K7sAO22zmNOZAK7NGp6amjCNXTUDm+Zv+NKekDFDLrw8uV8U7XPV/S85pY/Gt b6M2AXV6+Kj0d3kQxjAkskQdtMQ2z1DsTW8GS6aETXl5fgpJ7vnL4BFfBOkfYP20Fm5htPt9Khi zH5wGFBo/8yFd/3tl3tEEJt1G73syvbhr/Eu8xRykUB/c3EzOOpo9cCQBY00Z X-Received: by 2002:a05:7022:41a7:b0:124:9acd:328e with SMTP id a92af1059eb24-124a00b15f7mr469558c88.27.1769502851447; Tue, 27 Jan 2026 00:34:11 -0800 (PST) X-Received: by 2002:a05:7022:41a7:b0:124:9acd:328e with SMTP id a92af1059eb24-124a00b15f7mr469538c88.27.1769502850663; Tue, 27 Jan 2026 00:34:10 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:10 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:33:59 -0800 Subject: [PATCH v4 02/10] arm64: dts: qcom: kaanapali: Add QUPv3 configuration for serial engines Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-2-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Jyothi Kumar Seerapu , Dmitry Baryshkov X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=61224; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=uqrR+N5hI7kegH3rPB05hIysz5u+V5crPFurBE7Hjak=; b=+vy1Y9SixneNIrifYFzaKbApipV7XufbfPWvvFG+Y9xXZ979An/BsQz2Xnx7AZLwDb2IuXy3o +upKX/ru+1qAstqYbS3IU0XlKN8qNA6ujfbCT/Yd9hEjzw/G9QA/FL8 X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Authority-Analysis: v=2.4 cv=OYOVzxTY c=1 sm=1 tr=0 ts=69787885 cx=c_pps a=kVLUcbK0zfr7ocalXnG1qA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=ejbl41xVDxFUV4oecBwA:9 a=QEXdDO2ut3YA:10 a=vr4QvYf-bLy2KjpDp97w:22 X-Proofpoint-GUID: 8m6vfm5KNvLKQSdVQop2KjU8hE70h9Mi X-Proofpoint-ORIG-GUID: 8m6vfm5KNvLKQSdVQop2KjU8hE70h9Mi X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX3UMBnsaSM7sT TqoP4/SeMPw/6chZfyu1DXxy16ZXt5eobwn0ushHaVjh1cS5UXp2SV8SJdCPzahPlbwbK16R/x9 F8zTIenOPu56USObqwVOilVoz5IHPK8vPzr6AOsuoRVAZLbfRBIGu8+gBiTIQqcAWRG2KdbwasT JdjxUFssxpssZ5Gz8dFEroyXiU3LgTWp3ACShiPd4EEjZu/Z4Ly/mwS1OgUFoGGPnOgz7knltND 5sQXWEQOJKT0rF3OfzMzC/FvWtkxi7rwpHSPyMDsjsNJPZXkKv3lrxuKVUtLnaElOMnl4v0cFiI g2z7AGbaswao5hz/INuzNEPn88NgdftF+QAvRzz1mROadrQQH1DZMsBHaavqr/O7ITx17STsZJz 2wNVhDs1wG/6U248Rh3DT+CPz7faj+9d0sxx6jla0mHB4Jv/qGvxWU8YJM1iWJNxJElLlNkKNPn OddLIuZfttOjyIHHLTg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 adultscore=0 spamscore=0 impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Jyothi Kumar Seerapu Add device tree support for QUPv3 serial engine protocols on Kaanapali. Kaanapali has 24 QUP serial engines across 4 QUP wrappers, each with support of GPI DMA engines, and it also includes 5 I2C hubs. Signed-off-by: Jyothi Kumar Seerapu Reviewed-by: Dmitry Baryshkov Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 2092 +++++++++++++++++++++++++++= ++++ 1 file changed, 2092 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 6e231850d5d6..df05d204ed41 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -468,6 +469,508 @@ gcc: clock-controller@100000 { #power-domain-cells =3D <1>; }; =20 + gpi_dma2: dma-controller@800000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x00800000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1f>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0x436 0x0>; + dma-coherent; + }; + + qupv3_2: geniqup@8c0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x008c0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_2_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + iommus =3D <&apps_smmu 0x423 0x0>; + + dma-coherent; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + i2c8: i2c@880000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 0 QCOM_GPI_I2C>, + <&gpi_dma2 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c8_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi8: spi@880000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00880000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 0 QCOM_GPI_SPI>, + <&gpi_dma2 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi8_data_clk>, <&qup_spi8_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c9: i2c@884000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 1 QCOM_GPI_I2C>, + <&gpi_dma2 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c9_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi9: spi@884000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00884000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 1 QCOM_GPI_SPI>, + <&gpi_dma2 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi9_data_clk>, <&qup_spi9_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c10: i2c@888000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 2 QCOM_GPI_I2C>, + <&gpi_dma2 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c10_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi10: spi@888000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00888000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 2 QCOM_GPI_SPI>, + <&gpi_dma2 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi10_data_clk>, <&qup_spi10_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c11: i2c@88c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 3 QCOM_GPI_I2C>, + <&gpi_dma2 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c11_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi11: spi@88c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x0088c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma2 0 3 QCOM_GPI_SPI>, + <&gpi_dma2 1 3 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi11_data_clk>, <&qup_spi11_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c12: i2c@890000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00890000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP2_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma2 0 4 QCOM_GPI_I2C>, + <&gpi_dma2 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c12_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + }; + + i2c_master_hub: geniqup@9c0000 { + compatible =3D "qcom,geni-se-i2c-master-hub"; + reg =3D <0x0 0x009c0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_I2C_S_AHB_CLK>; + clock-names =3D "s-ahb"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + i2c_hub_0: i2c@980000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00980000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S0_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c0_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_1: i2c@984000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00984000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S1_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c1_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_2: i2c@988000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00988000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S2_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c2_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_3: i2c@98c000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x0098c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S3_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c3_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c_hub_4: i2c@990000 { + compatible =3D "qcom,geni-i2c-master-hub"; + reg =3D <0x0 0x00990000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_I2C_S4_CLK>, + <&gcc GCC_QUPV3_I2C_CORE_CLK>; + clock-names =3D "se", + "core"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&hub_i2c4_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + }; + + gpi_dma1: dma-controller@a00000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x00a00000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1f>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0xb6 0x0>; + dma-coherent; + }; + qupv3_1: geniqup@ac0000 { compatible =3D "qcom,geni-se-qup"; reg =3D <0x0 0x00ac0000 0x0 0x2000>; @@ -485,6 +988,447 @@ qupv3_1: geniqup@ac0000 { #size-cells =3D <2>; ranges; =20 + i2c0: i2c@a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 0 QCOM_GPI_I2C>, + <&gpi_dma1 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c0_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi0: spi@a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 0 QCOM_GPI_SPI>, + <&gpi_dma1 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi0_data_clk>, <&qup_spi0_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c1: i2c@a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 1 QCOM_GPI_I2C>, + <&gpi_dma1 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c1_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi1: spi@a84000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 1 QCOM_GPI_SPI>, + <&gpi_dma1 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi1_data_clk>, <&qup_spi1_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c2: i2c@a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 2 QCOM_GPI_I2C>, + <&gpi_dma1 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c2_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi2: spi@a88000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 2 QCOM_GPI_SPI>, + <&gpi_dma1 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi2_data_clk>, <&qup_spi2_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c3: i2c@a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 3 QCOM_GPI_I2C>, + <&gpi_dma1 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c3_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi3: spi@a8c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 3 QCOM_GPI_SPI>, + <&gpi_dma1 1 3 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi3_data_clk>, <&qup_spi3_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c4: i2c@a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 4 QCOM_GPI_I2C>, + <&gpi_dma1 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c4_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi4: spi@a90000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 4 QCOM_GPI_SPI>, + <&gpi_dma1 1 4 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi4_data_clk>, <&qup_spi4_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c5: i2c@a94000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 5 QCOM_GPI_I2C>, + <&gpi_dma1 1 5 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c5_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi5: spi@a94000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 5 QCOM_GPI_SPI>, + <&gpi_dma1 1 5 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi5_data_clk>, <&qup_spi5_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c6: i2c@a98000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma1 0 6 QCOM_GPI_I2C>, + <&gpi_dma1 1 6 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c6_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi6: spi@a98000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x00a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP1_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma1 0 6 QCOM_GPI_SPI>, + <&gpi_dma1 1 6 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi6_data_clk>, <&qup_spi6_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + uart7: serial@a9c000 { compatible =3D "qcom,geni-debug-uart"; reg =3D <0x0 0x00a9c000 0x0 0x4000>; @@ -566,6 +1510,653 @@ mmss_noc: interconnect@1780000 { #interconnect-cells =3D <2>; }; =20 + gpi_dma3: dma-controller@1900000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x01900000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1e>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0x4d6 0x0>; + dma-coherent; + }; + + qupv3_3: geniqup@19c0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x019c0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_3_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_3_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + iommus =3D <&apps_smmu 0x4c3 0x0>; + + dma-coherent; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + i2c13: i2c@1980000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01980000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 0 QCOM_GPI_I2C>, + <&gpi_dma3 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c13_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c14: i2c@1984000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01984000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 1 QCOM_GPI_I2C>, + <&gpi_dma3 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c14_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi14: spi@1984000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01984000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 1 QCOM_GPI_SPI>, + <&gpi_dma3 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi14_data_clk>, <&qup_spi14_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c15: i2c@1988000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01988000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 2 QCOM_GPI_I2C>, + <&gpi_dma3 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c15_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi15: spi@1988000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01988000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 2 QCOM_GPI_SPI>, + <&gpi_dma3 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi15_data_clk>, <&qup_spi15_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c16: i2c@198c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x0198c000 0x0 0x4000>; + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 3 QCOM_GPI_I2C>, + <&gpi_dma3 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c16_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi16: spi@198c000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x198c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 3 QCOM_GPI_SPI>, + <&gpi_dma3 1 3 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi16_data_clk>, <&qup_spi16_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c17: i2c@1990000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01990000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma3 0 4 QCOM_GPI_I2C>, + <&gpi_dma3 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c17_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi17: spi@1990000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01990000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma3 0 4 QCOM_GPI_SPI>, + <&gpi_dma3 1 4 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi17_data_clk>, <&qup_spi17_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart18: serial@1994000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x01994000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP3_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart18_default>, <&qup_uart18_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + }; + + gpi_dma4: dma-controller@1a00000 { + compatible =3D "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x01a00000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <12>; + dma-channel-mask =3D <0x1e>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0x536 0x0>; + dma-coherent; + }; + + qupv3_4: geniqup@1ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x01ac0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_4_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_4_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + iommus =3D <&apps_smmu 0x523 0x0>; + + dma-coherent; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + i2c19: i2c@1a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 0 QCOM_GPI_I2C>, + <&gpi_dma4 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c19_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi19: spi@1a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma4 0 0 QCOM_GPI_SPI>, + <&gpi_dma4 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi19_data_clk>, <&qup_spi19_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c20: i2c@1a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 1 QCOM_GPI_I2C>, + <&gpi_dma4 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c20_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi20: spi@1a84000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma4 0 1 QCOM_GPI_SPI>, + <&gpi_dma4 1 1 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi20_data_clk>, <&qup_spi20_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c21: i2c@1a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 2 QCOM_GPI_I2C>, + <&gpi_dma4 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c21_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi21: spi@1a88000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x01a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma4 0 2 QCOM_GPI_SPI>, + <&gpi_dma4 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_spi21_data_clk>, <&qup_spi21_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c22: i2c@1a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 3 QCOM_GPI_I2C>, + <&gpi_dma4 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c22_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + i2c23: i2c@1a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x01a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP4_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma4 0 4 QCOM_GPI_I2C>, + <&gpi_dma4 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", + "rx"; + + pinctrl-0 =3D <&qup_i2c23_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + }; + pcie0: pcie@1c00000 { device_type =3D "pci"; compatible =3D "qcom,kaanapali-pcie", "qcom,pcie-sm8550"; @@ -1017,6 +2608,491 @@ tlmm: pinctrl@f100000 { #interrupt-cells =3D <2>; wakeup-parent =3D <&pdc>; =20 + hub_i2c0_data_clk: hub-i2c0-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio66", "gpio67"; + function =3D "i2chub0_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c1_data_clk: hub-i2c1-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio78", "gpio79"; + function =3D "i2chub0_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c2_data_clk: hub-i2c2-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio68", "gpio69"; + function =3D "i2chub0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c3_data_clk: hub-i2c3-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio70", "gpio71"; + function =3D "i2chub0_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + hub_i2c4_data_clk: hub-i2c4-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio72", "gpio73"; + function =3D "i2chub0_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c0_data_clk: qup-i2c0-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio80", "gpio83"; + function =3D "qup1_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c1_data_clk: qup-i2c1-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio74", "gpio75"; + function =3D "qup1_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c2_data_clk: qup-i2c2-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio40", "gpio41"; + function =3D "qup1_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c3_data_clk: qup-i2c3-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio44", "gpio45"; + function =3D "qup1_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c4_data_clk: qup-i2c4-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio36", "gpio37"; + function =3D "qup1_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c5_data_clk: qup-i2c5-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio52", "gpio53"; + function =3D "qup1_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c6_data_clk: qup-i2c6-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio56", "gpio57"; + function =3D "qup1_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c8_data_clk: qup-i2c8-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio0", "gpio1"; + function =3D "qup2_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c9_data_clk: qup-i2c9-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio4", "gpio5"; + function =3D "qup2_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c10_data_clk: qup-i2c10-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio117", "gpio118"; + function =3D "qup2_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c11_data_clk: qup-i2c11-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio122", "gpio123"; + function =3D "qup2_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c12_data_clk: qup-i2c12-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio208", "gpio209"; + function =3D "qup2_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c13_data_clk: qup-i2c13-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio64", "gpio65"; + function =3D "qup3_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c14_data_clk: qup-i2c14-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio8", "gpio9"; + function =3D "qup3_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c15_data_clk: qup-i2c15-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio12", "gpio13"; + function =3D "qup3_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c16_data_clk: qup-i2c16-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio16", "gpio17"; + function =3D "qup3_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c17_data_clk: qup-i2c17-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio20", "gpio21"; + function =3D "qup3_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c19_data_clk: qup-i2c19-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio48", "gpio49"; + function =3D "qup4_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c20_data_clk: qup-i2c20-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio28", "gpio29"; + function =3D "qup4_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c21_data_clk: qup-i2c21-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio32", "gpio33"; + function =3D "qup4_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c22_data_clk: qup-i2c22-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio121", "gpio84"; + function =3D "qup4_se3"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c23_data_clk: qup-i2c23-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio161", "gpio162"; + function =3D "qup4_se4"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_spi0_cs: qup-spi0-cs-state { + pins =3D "gpio81"; + function =3D "qup1_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi0_data_clk: qup-spi0-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio80", "gpio83", "gpio82"; + function =3D "qup1_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi1_cs: qup-spi1-cs-state { + pins =3D "gpio77"; + function =3D "qup1_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi1_data_clk: qup-spi1-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio74", "gpio75", "gpio76"; + function =3D "qup1_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_cs: qup-spi2-cs-state { + pins =3D "gpio43"; + function =3D "qup1_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_data_clk: qup-spi2-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio40", "gpio41", "gpio42"; + function =3D "qup1_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi3_cs: qup-spi3-cs-state { + pins =3D "gpio47"; + function =3D "qup1_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi3_data_clk: qup-spi3-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio44", "gpio45", "gpio46"; + function =3D "qup1_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi4_cs: qup-spi4-cs-state { + pins =3D "gpio39"; + function =3D "qup1_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi4_data_clk: qup-spi4-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio36", "gpio37", "gpio38"; + function =3D "qup1_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_cs: qup-spi5-cs-state { + pins =3D "gpio55"; + function =3D "qup1_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_data_clk: qup-spi5-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio52", "gpio53", "gpio54"; + function =3D "qup1_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_cs: qup-spi6-cs-state { + pins =3D "gpio59"; + function =3D "qup1_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_data_clk: qup-spi6-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio56", "gpio57", "gpio58"; + function =3D "qup1_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_cs: qup-spi8-cs-state { + pins =3D "gpio3"; + function =3D "qup2_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_data_clk: qup-spi8-data-clk-state { + /* MISO, MOSI, CLK */pins =3D "gpio0", "gpio1", "gpio2"; + function =3D "qup2_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi9_cs: qup-spi9-cs-state { + pins =3D "gpio7"; + function =3D "qup2_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi9_data_clk: qup-spi9-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio4", "gpio5", "gpio6"; + function =3D "qup2_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi10_cs: qup-spi10-cs-state { + pins =3D "gpio120"; + function =3D "qup2_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi10_data_clk: qup-spi10-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio117", "gpio118", "gpio119"; + function =3D "qup2_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi11_cs: qup-spi11-cs-state { + pins =3D "gpio125"; + function =3D "qup2_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi11_data_clk: qup-spi11-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio122", "gpio123", "gpio124"; + function =3D "qup2_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi14_cs: qup-spi14-cs-state { + pins =3D "gpio11"; + function =3D "qup3_se1"; + drive-strength =3D <6>; + bias-pull-up; + }; + + qup_spi14_data_clk: qup-spi14-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio8", "gpio9", "gpio10"; + function =3D "qup3_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi15_cs: qup-spi15-cs-state { + pins =3D "gpio15"; + function =3D "qup3_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi15_data_clk: qup-spi15-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio12", "gpio13", "gpio14"; + function =3D "qup3_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi16_cs: qup-spi16-cs-state { + pins =3D "gpio19"; + function =3D "qup3_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi16_data_clk: qup-spi16-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio16", "gpio17", "gpio18"; + function =3D "qup3_se3"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi17_cs: qup-spi17-cs-state { + pins =3D "gpio23"; + function =3D "qup3_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi17_data_clk: qup-spi17-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio20", "gpio21", "gpio22"; + function =3D "qup3_se4"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi19_cs: qup-spi19-cs-state { + pins =3D "gpio51"; + function =3D "qup4_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi19_data_clk: qup-spi19-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio48", "gpio49", "gpio50"; + function =3D "qup4_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi20_cs: qup-spi20-cs-state { + pins =3D "gpio31"; + function =3D "qup4_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi20_data_clk: qup-spi20-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio28", "gpio29", "gpio30"; + function =3D "qup4_se1"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi21_cs: qup-spi21-cs-state { + pins =3D "gpio35"; + function =3D "qup4_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi21_data_clk: qup-spi21-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio32", "gpio33", "gpio34"; + function =3D "qup4_se2"; + drive-strength =3D <6>; + bias-disable; + }; + qup_uart7_default: qup-uart7-state { /* TX, RX */ pins =3D "gpio62", "gpio63"; @@ -1025,6 +3101,22 @@ qup_uart7_default: qup-uart7-state { bias-disable; }; =20 + qup_uart18_default: qup-uart18-default-state { + /* TX, RX */ + pins =3D "gpio26", "gpio27"; + function =3D "qup3_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart18_cts_rts: qup-uart18-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio24", "gpio25"; + function =3D "qup3_se5"; + drive-strength =3D <2>; + bias-pull-down; + }; + sdc2_default: sdc2-default-state { clk-pins { pins =3D "sdc2_clk"; --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 487982BE053 for ; Tue, 27 Jan 2026 08:34:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502856; cv=none; b=r8FuBEZkDyC0tg1YAf2wof/4OsKNRKubHquAMsFZ16LExnyoMj+ZpVOmYb3vIl0dYAJpxAIzgmaol3Gb49HlSFbo+qutf48oimt/ZFLiKrZoY0YeQmvwKw4UKzDAUtakeFU8mk9HhgaHO+mEszIk8xDOXLzZHuNfwSxkIolmlek= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502856; c=relaxed/simple; bh=C1QFjiV0R+97oZMZ6vvsl2pfMFb3grnFJa40TT6C7LU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HzhLzVPFJk0DfHF2d8sfIX3t8gl3p4PWqkD0XALFR9HSVgZeNmYBhsztCy2eBS+Nw06oRM7MKx9RyM3J18pvLAKOPlz+EvGP0kUo+NP7nHiAJJZFZkHqrCtvGgdF56tZW/aTHu/fChO9v5irNnmBio+Pi/TmQQj27vKpl5BDIR4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kAuuBUzP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=icpKIvuT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kAuuBUzP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="icpKIvuT" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R87L2M2379294 for ; Tue, 27 Jan 2026 08:34:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xnHtAG7oBETQqKq8fsb/TORxz9VbPf68s7/wZzpZrrs=; b=kAuuBUzPTwRPYc+0 Y2qROYaracFqlh52e8F1iVyeS8CMcRUKLK3yfd9778IdOxerwJtjV4zzQwdSyBFq +wte1pU6cIlHWYqMKD4Ek6Fm356cHXBTfjRkq8CxiyCOYngGDjsmrUoYVoxaKXFU /UgmqeHx8WPDclrv3y/8YVOsHkWWSX1SnMfWv4RnUc6wswwENmNlcuUcoTMJYusg 0LuGnTgeZuNx4Bhg/VF4FGqFEv0KOeWSu/ghiLyZtQu/j3RzOMzD38/lp67HIKhI qKtExSAuUUF9Mv1foyqTdJIJknnHKaizMxdUnlUs6Zdeyc1VLJSLlmfum4BOg9Zo 99BE+Q== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxsjr82wx-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:13 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-2b72dc38111so3282703eec.0 for ; Tue, 27 Jan 2026 00:34:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502853; x=1770107653; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xnHtAG7oBETQqKq8fsb/TORxz9VbPf68s7/wZzpZrrs=; b=icpKIvuT1idF30aMjbIFBs5N3ZvTZ1Yxy2NxLA4WvUO0j3NlRLrvorqBJkuy5DTKCY OuJYDjPsikwFmAHUAXKPEHuMqJEQni8iEhbIHuzv6vX9mc6XGGfdz5NZFpjHfWI3v0JB gA2qbzma2hmCj+aY0oyIkx92WMmSR+xxuPllyFy4vOj/LH1TVF4XpwgFcC1Ki4gvb9Uw PMigjwWCkvT9n9qVSKEEfHzVBs0G6y8QKs9ytwvpBL3gngUsyFih+3Ep/V2I42YgiRk7 PI8DVRTgyksUkRlffr4XvDhWbNNzqj8W1TWbciMJRWfg+KOHtUTGsiDdLyBdbDME9l6w VDtg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502853; x=1770107653; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=xnHtAG7oBETQqKq8fsb/TORxz9VbPf68s7/wZzpZrrs=; b=M53NF+1T+RNDG9lkAXg218xpHYd8twi2dgDSi6IQpQVWERPjVWoAQM1WooAPk+gzip LZLPLjlMUdwNREeiM78jWaI1iD/ZCCkMP+83tg0IU149tlhZzmm6ElPiCjRoic7aHvKy Jft6hKVjl2dWuu+XCanmDdhbPh6XhibHQSbCAeBwxUZYQxBTqQBNrcVpHWNnHCC/ELY5 YTv7Bk7F+abXSVq0PY6uAHeVQGemg29YY4OF9ie1GL0DSwMVBqTwu4DaZT9AL1jfajXB GomB0u3hkQEFl2Bvl0iY+Ju80hmZV7NPQMXHXaDnDiydtKWMp4PB+BL9/kCgduQ8uXg/ DTrQ== X-Forwarded-Encrypted: i=1; AJvYcCUbPP8A0n5ILnnIZ1vlRmHlvvFfkWY9IfPdfD+lsB1ecM/bLnMaDvGwyAm5/eKNjffchYMFaBwwnTbN2+s=@vger.kernel.org X-Gm-Message-State: AOJu0YyaQ3PEjXNA4jtQSUW/2/QZlc1QC6FimY+FiOCHMqk0SORmYdo7 i4+yVxt7FRoveejQu0ulHeVI9bqHl3XVfLMLeuZ/CP+1sSvDqjSM5r+PfF0oE4AKS/AijNqCsof q8m6m63Qa6FvhQBOa1rfBQVVLd6xiFoZbB5IrihD57q2EEry0YWuomnkyaD8QH0pPbVA= X-Gm-Gg: AZuq6aId/K90x8nobyI6j/9W3z9yjQOPgcrb5GAB0JIB7enzGm9rYJEb7GV5ncAUQqI FdFqNsiqpl8oQhro+KmRx1yHNuLNEppfAlwFt5j8eGU5jP6FxhZLDEYMU9jA4mnV3QPoH4zGFTL aiQ7Ugg0TC5ZbeG0P1lHBdYBFCzwIVV1mw2r1HvLltWttASxQeaaQgmsJiPrLordE5lm7IS1cnI NjxXjxlflCIhyeEOSaS5+f325mx1QQ60AL9OKzXJk4E0qtuq6fx0m7naRliE/pjn2ZUU/YmT9DC CIrO6YajHGIXoLURLSCqNRmxUN9zuy0D2gb7ucqHql/ubh52+8UK1ZZaZ87TrCUTjzhPlEtVNvU ij7pBgefALV1Gv8PCnbGEzJvFEdcnCHhRrfJkptwVTvXvzNwIJV8nQkmjH79r X-Received: by 2002:a05:7022:90e:b0:11b:f271:835a with SMTP id a92af1059eb24-124a05796c7mr525744c88.3.1769502852448; Tue, 27 Jan 2026 00:34:12 -0800 (PST) X-Received: by 2002:a05:7022:90e:b0:11b:f271:835a with SMTP id a92af1059eb24-124a05796c7mr525727c88.3.1769502851773; Tue, 27 Jan 2026 00:34:11 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:11 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:00 -0800 Subject: [PATCH v4 03/10] arm64: dts: qcom: kaanapali: Add TSENS and thermal zones Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-3-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Manaf Meethalavalappu Pallikunhi X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=21759; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=esnjdExscBYEam+EMC/GJBr8t3FN148trNHogl+l5F4=; b=E+a39GBO2A+rnLnp6hGWI6w+mn28mjqb4CebTdCoxHrrgh5OCls4EefVGARNSyZIA45goaH/4 lROgT5ztHmoCUCxkBZ74l6CCVxnmyV8nJ8m7dVktlsgURp3sjq/PO8n X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: zew8YyMME7leU8iPyvaUiYrgDTB4yaQn X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfXyIz5ys86wdbX kvLeT5BGb55bQ2YxF49LnzuvG3FYvuWdh/Uafrwe+TAB/AOBpikEdx5Ovo9vQ4ayIhFkyMTiwZv Pgdx2s5byaPpUIcI1WtLgB/ounj4x3uQA6gVyo93MajYj5UB6wm2zQW9Ylot4w3zngN27gatvOK ieUI18T3741L1NPyyMRq9jgwKb8pAwBdue1sKuso/oZhwDBwJVYZCfWGvzSrQZXwkCJ7tKU88b0 F81SYrp4KQiYIvFYeYzqYDKaHk3x76T7HjN2EJKbqYWWFeOqVUbvNYA+cWpvFujVl+DwslXIZwE 2Vnaw1Uv50WgrTNcbULXz1KyRdUojP9N0ZocWGrQsGEB7rXcfZsNiQTWpaNqO4rMeFIWsgdlMQP dZwhIMCthcotcx4dAPoRJuGz4V2s/AbjCM/VVLfTcokp2RnH1tWZazPtAahqZDjFSMYGYzykdOg AaixGiTIE67W6M5H1xA== X-Authority-Analysis: v=2.4 cv=b+i/I9Gx c=1 sm=1 tr=0 ts=69787885 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=gpPq06xVYaF9EkK19g8A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-ORIG-GUID: zew8YyMME7leU8iPyvaUiYrgDTB4yaQn X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0 impostorscore=0 bulkscore=0 spamscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Manaf Meethalavalappu Pallikunhi The Kaanapali includes seven TSENS instances, with a total of 55 thermal sensors distributed across various locations on the SoC. The TSENS max/reset threshold is configured to 130=C2=B0C in the hardware. Enable all TSENS instances, and define the thermal zones with a hot trip at 120=C2=B0C and critical trip at 125=C2=B0C. Signed-off-by: Manaf Meethalavalappu Pallikunhi Signed-off-by: Jingyi Wang Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 1075 +++++++++++++++++++++++++++= ++++ 1 file changed, 1075 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index df05d204ed41..251e36cf7477 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -2583,6 +2583,90 @@ pdc: interrupt-controller@b220000 { interrupt-controller; }; =20 + tsens0: thermal-sensor@c229000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c229000 0x0 0x1000>, + <0x0 0x0c222000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <5>; + #thermal-sensor-cells =3D <1>; + }; + + tsens1: thermal-sensor@c22a000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22a000 0x0 0x1000>, + <0x0 0x0c223000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <12>; + #thermal-sensor-cells =3D <1>; + }; + + tsens2: thermal-sensor@c22b000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22b000 0x0 0x1000>, + <0x0 0x0c224000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <7>; + #thermal-sensor-cells =3D <1>; + }; + + tsens3: thermal-sensor@c22c000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22c000 0x0 0x1000>, + <0x0 0x0c225000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <4>; + #thermal-sensor-cells =3D <1>; + }; + + tsens4: thermal-sensor@c22d000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22d000 0x0 0x1000>, + <0x0 0x0c226000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <8>; + #thermal-sensor-cells =3D <1>; + }; + + tsens5: thermal-sensor@c22e000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22e000 0x0 0x1000>, + <0x0 0x0c227000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <12>; + #thermal-sensor-cells =3D <1>; + }; + + tsens6: thermal-sensor@c22f000 { + compatible =3D "qcom,kaanapali-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x0c22f000 0x0 0x1000>, + <0x0 0x0c228000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <7>; + #thermal-sensor-cells =3D <1>; + }; + aoss_qmp: power-management@c300000 { compatible =3D "qcom,kaanapali-aoss-qmp", "qcom,aoss-qmp"; reg =3D <0x0 0x0c300000 0x0 0x400>; @@ -4795,6 +4879,997 @@ pdp_tx: scp-sram-section@100 { }; }; =20 + thermal-zones { + cpullc-0-0-thermal { + thermal-sensors =3D <&tsens0 0>; + + trips { + cpullc-0-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpullc-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpullc-0-1-thermal { + thermal-sensors =3D <&tsens0 1>; + + trips { + cpullc-0-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpullc-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-0-0-thermal { + thermal-sensors =3D <&tsens0 2>; + + trips { + qmx-0-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-0-1-thermal { + thermal-sensors =3D <&tsens0 3>; + + trips { + qmx-0-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-0-2-thermal { + thermal-sensors =3D <&tsens0 4>; + + trips { + qmx-0-2-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-0-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-0-0-thermal { + thermal-sensors =3D <&tsens1 0>; + + trips { + cpu-0-0-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-0-1-thermal { + thermal-sensors =3D <&tsens1 1>; + + trips { + cpu-0-0-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-1-0-thermal { + thermal-sensors =3D <&tsens1 2>; + + trips { + cpu-0-1-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-1-1-thermal { + thermal-sensors =3D <&tsens1 3>; + + trips { + cpu-0-1-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-2-0-thermal { + thermal-sensors =3D <&tsens1 4>; + + trips { + cpu-0-2-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-2-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-2-1-thermal { + thermal-sensors =3D <&tsens1 5>; + + trips { + cpu-0-2-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-2-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-3-0-thermal { + thermal-sensors =3D <&tsens1 6>; + + trips { + cpu-0-3-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-3-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-3-1-thermal { + thermal-sensors =3D <&tsens1 7>; + + trips { + cpu-0-3-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-3-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-4-0-thermal { + thermal-sensors =3D <&tsens1 8>; + + trips { + cpu-0-4-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-4-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-4-1-thermal { + thermal-sensors =3D <&tsens1 9>; + + trips { + cpu-0-4-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-4-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-5-0-thermal { + thermal-sensors =3D <&tsens1 10>; + + trips { + cpu-0-5-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-5-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-5-1-thermal { + thermal-sensors =3D <&tsens1 11>; + + trips { + cpu-0-5-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-0-5-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpullc-1-0-thermal { + thermal-sensors =3D <&tsens2 0>; + + trips { + cpullc-1-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpullc-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpullc-1-1-thermal { + thermal-sensors =3D <&tsens2 1>; + + trips { + cpullc-1-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpullc-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-0-thermal { + thermal-sensors =3D <&tsens2 2>; + + trips { + qmx-1-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-1-thermal { + thermal-sensors =3D <&tsens2 3>; + + trips { + qmx-1-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-2-thermal { + thermal-sensors =3D <&tsens2 4>; + + trips { + qmx-1-2-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-1-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-3-thermal { + thermal-sensors =3D <&tsens2 5>; + + trips { + qmx-1-3-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-1-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + qmx-1-4-thermal { + thermal-sensors =3D <&tsens2 6>; + + trips { + qmx-1-4-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + qmx-1-4-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-0-0-thermal { + thermal-sensors =3D <&tsens3 0>; + + trips { + cpu-1-0-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-1-0-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-0-1-thermal { + thermal-sensors =3D <&tsens3 1>; + + trips { + cpu-1-0-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-1-0-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-1-0-thermal { + thermal-sensors =3D <&tsens3 2>; + + trips { + cpu-1-1-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-1-1-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-1-1-thermal { + thermal-sensors =3D <&tsens3 3>; + + trips { + cpu-1-1-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu-1-1-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-0-thermal { + thermal-sensors =3D <&tsens4 0>; + + trips { + nsphvx-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphvx-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-1-thermal { + thermal-sensors =3D <&tsens4 1>; + + trips { + nsphvx-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphvx-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-2-thermal { + thermal-sensors =3D <&tsens4 2>; + + trips { + nsphvx-2-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphvx-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphvx-3-thermal { + thermal-sensors =3D <&tsens4 3>; + + trips { + nsphvx-3-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphvx-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-0-thermal { + thermal-sensors =3D <&tsens4 4>; + + trips { + nsphmx-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphmx-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-1-thermal { + thermal-sensors =3D <&tsens4 5>; + + trips { + nsphmx-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphmx-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-2-thermal { + thermal-sensors =3D <&tsens4 6>; + + trips { + nsphmx-2-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphmx-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsphmx-3-thermal { + thermal-sensors =3D <&tsens4 7>; + + trips { + nsphmx-3-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsphmx-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-0-thermal { + thermal-sensors =3D <&tsens5 0>; + + trips { + gpuss-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-1-thermal { + thermal-sensors =3D <&tsens5 1>; + + trips { + gpuss-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-2-thermal { + thermal-sensors =3D <&tsens5 2>; + + trips { + gpuss-2-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-3-thermal { + thermal-sensors =3D <&tsens5 3>; + + trips { + gpuss-3-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-4-thermal { + thermal-sensors =3D <&tsens5 4>; + + trips { + gpuss-4-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-4-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-5-thermal { + thermal-sensors =3D <&tsens5 5>; + + trips { + gpuss-5-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-5-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-6-thermal { + thermal-sensors =3D <&tsens5 6>; + + trips { + gpuss-6-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-6-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-7-thermal { + thermal-sensors =3D <&tsens5 7>; + + trips { + gpuss-7-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-7-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-8-thermal { + thermal-sensors =3D <&tsens5 8>; + + trips { + gpuss-8-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-8-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-9-thermal { + thermal-sensors =3D <&tsens5 9>; + + trips { + gpuss-9-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-9-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-10-thermal { + thermal-sensors =3D <&tsens5 10>; + + trips { + gpuss-10-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-10-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + ddr-thermal { + thermal-sensors =3D <&tsens5 11>; + + trips { + ddr-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + ddr-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-0-thermal { + thermal-sensors =3D <&tsens6 0>; + + trips { + mdmss-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-1-thermal { + thermal-sensors =3D <&tsens6 1>; + trips { + mdmss-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-2-thermal { + thermal-sensors =3D <&tsens6 2>; + + trips { + mdmss-2-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss-2-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss-3-thermal { + thermal-sensors =3D <&tsens6 3>; + + trips { + mdmss-3-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss-3-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + camera-0-thermal { + thermal-sensors =3D <&tsens6 4>; + + trips { + camera-0-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + camera-0-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + camera-1-thermal { + thermal-sensors =3D <&tsens6 5>; + + trips { + camera-1-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + camera-1-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + video-thermal { + thermal-sensors =3D <&tsens6 6>; + + trips { + video-hot { + temperature =3D <120000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + video-critical { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + }; + timer { compatible =3D "arm,armv8-timer"; =20 --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7ABB82BEC52 for ; Tue, 27 Jan 2026 08:34:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502857; cv=none; b=ZT5DoyiQhyGNGl2mWnxnTz5ZB+4NZnquMXph4/UFstr0KoOBwUJd7kShQXBaaQQsyPgn3Qci3NVZ4Bo5m4pGWJesnOAwFhf6/01CRzmXrnbc2gymj93lCspZxpXJjN5QhhSvzuiAqHmgBxgc9LTE6R9oqAVr05Nz9aIg5OVuPMw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502857; c=relaxed/simple; bh=uUBE3lTqLTzvbb91gqNdaKq9CEjQg0KFuOf7KF+AA3A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XVWpZsTfnORgGcVzNAhURmoRpTpUChE+Owt8ZXB2HN6cvcOCK42qMaAr/QxnE73FwXHKsXZj4Ns3hzRUXXMSGhzWwJX1rZ2bp1dxNaGVEsIpXHQ4Xumbw6RSNDPxradaZ1M9m1lot3B57hoZiCYDV+g/j6Fkwk+qBNzszVDOnyE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=eHnUOiAG; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RDfH39qL; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="eHnUOiAG"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RDfH39qL" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4U0iT3857547 for ; Tue, 27 Jan 2026 08:34:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= kD7qqbzSjecWLJSXY1U9bCqCQaTvsPLiVeUYq53PXOE=; b=eHnUOiAGNDg8SHMl tD2l+E8Mn+UK4ZPgdm9xCnniGTuGkHDmirqlfs688aEW6GMMFKn3WmFQC0Cyjeqk UOnggxVDSZWA+/4Uqc76X8duHbmHadERbNak0AunJbHmB5StvoUJ2ZV+kAmvJ2lo dOTey+VvOFoDpQjYC8g+AJyk+040ouLRgVYLzjnOGLYV2nT/VRIsNZaqVXEApxNq NFlC5qmlJ7zziIryIyemoqikmP2rpieCdV13xMOfQ1ZycQOHmxXm1O5k2SsRNclF mhccb4l0UJKVZMA1SocbYCgu+yH14GfYfx+G1YrdRT4x29EBrPQ63dm/zvI6zHv9 cDPwpg== Received: from mail-dl1-f69.google.com (mail-dl1-f69.google.com [74.125.82.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxffs1x1p-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:14 +0000 (GMT) Received: by mail-dl1-f69.google.com with SMTP id a92af1059eb24-1233893db9fso23688931c88.0 for ; Tue, 27 Jan 2026 00:34:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502853; x=1770107653; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=kD7qqbzSjecWLJSXY1U9bCqCQaTvsPLiVeUYq53PXOE=; b=RDfH39qLIA1X7tsA0Pco0vO0OVdL2+7uryvXczQ49XjfLyppdleqq2aW09vXGGSXLI T9n4Hb/qYhWVjOD3QR1ELS80oZ0pe2iNYgDOS1FtUxRGUEM0Zbd4NKSjG1c85jIQ8gjH hnVedB+0BSXM2d/J8BagT57SRELnqJjBXM0spAcL8SbVwBKNWbUTs7TUNvTQxlX3jnEb C8rCAyMzLtOvKZSzAjDzNX9EckupkoMdXTG+Vu0CseniGKYPZP+QAUL34vzfmqW1drCs iPVFTz3CKjWENJCBSY5OyYZrHdxadRduxK5tL9fPtR6ccnoptbJ6CrYsY00R4zj9Pvil XdGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502853; x=1770107653; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=kD7qqbzSjecWLJSXY1U9bCqCQaTvsPLiVeUYq53PXOE=; b=qcA4TT9iYk3wSPVrSjBpYGkqEsIwZi6smB8oXL6L+TCiueB31w50j4w35Skg2j6FEl dgKEgWP1fPu0wYAO9W8iZ3POgRskiipIcXzGzm67jzWdCrqLCkRtGb88Gvds4hlTIlyZ +To8rI3UYrwAYUpaL8rz5wPN/UBsSjiiXP7Ui+IRFxhfoUUZ8zI3xlbC1HTho7fuc4Ny gZQpLDj4opwsJ3mgn8Hll8W5WHSBhvyNcukcQ7fYCteUPQ2WAYbavZ4iOS5IOQKxT8e2 UeG9hBSQbgjS1mlg3KvlpVgTiQnGUPBwVRm5ewhd/pgntvIwo8qhnGSNNeXdmQCZg0jM cGAA== X-Forwarded-Encrypted: i=1; AJvYcCXQmjEGF/vfwjEvuJBYKfGkZdxys3EHBCM7fL4FMLq96X/MVxLGDIwnmBFVJgQsMCoZJT+0pPfIz6sk1Vw=@vger.kernel.org X-Gm-Message-State: AOJu0Yx+5aXEVJtqg/HgH7yc2HC5ob9hj5PbZOghIfC9fgfWeRfB6akq XUhe0uILHwFsEXSZ1CwwCH9N+a2LIM1+J796jrzqqAioIe6DymBsbox2W7FSuhKG2KNw7Whfe8B 6PHO5YR27RsZu9Zm5JjD7M+ouJcEK/XZK0JTv+jUl+bApPuzEZVYU61iyc/YKF0UI52I= X-Gm-Gg: AZuq6aKNckcEcyjkdvAp3l0hWCq5nz2wEpnWU/66ZBj9oaXhfc5/bmYEjj6jcptuEwI iReB7pxiJJsCWIn3xopqZFOPl+x6HfU8qDXHfqmkpvjAlUPnrsFHlkdSnIVG0FIBSNSqn6Lu3QQ s5r3UrGyBM4c3exl7iieDw6qJ0eHPm5M8G3Bz+ZpHzk/MrNR6K9a/SoNrJKtH7941CGTlunmfHL PRFHMtHYR8ZFFtluFEYizEAeoyG4pd3soTPS4isYXfFSBn9g6CIvhy4+ARwnuL5ozIRmLJs96xq jWWbPL9P7Qu3G05rhTfqOQbf3ysH75ZRuJuTIVDxY+FQ+xbeHhElI/YAuWIXvQLoCZgyi5oAdqA KSJGx4LrPTl5r7RsfoHjFf/hZ4KAzmtGzr55GpBLXzegR7yM9BIDJ/+8mpL89 X-Received: by 2002:a05:7022:6998:b0:11b:9386:a3cc with SMTP id a92af1059eb24-124a00e445cmr667700c88.45.1769502853338; Tue, 27 Jan 2026 00:34:13 -0800 (PST) X-Received: by 2002:a05:7022:6998:b0:11b:9386:a3cc with SMTP id a92af1059eb24-124a00e445cmr667665c88.45.1769502852719; Tue, 27 Jan 2026 00:34:12 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:12 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:01 -0800 Subject: [PATCH v4 04/10] arm64: dts: qcom: kaanapali: Add ADSP and CDSP for Kaanapali SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-4-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Kumari Pallavi , Dmitry Baryshkov X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=9654; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=uUBE3lTqLTzvbb91gqNdaKq9CEjQg0KFuOf7KF+AA3A=; b=EY3hBMx6R295SncsrQMzeJQyIVPnt/QvcemdnVlS+As8CyrbmDUTCPx7KvkvW7aY746mSmYUH eMq5pbecIIpBjQtVHfgD55goVCh4qh/Ok2aOaTtKbmu0hpMQQK0w666 X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: AGLSHrbtc4hYy1S4Ph-oY4sU2KQh776I X-Authority-Analysis: v=2.4 cv=YpcChoYX c=1 sm=1 tr=0 ts=69787886 cx=c_pps a=kVLUcbK0zfr7ocalXnG1qA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=vejemSqAVpqrvhYTndAA:9 a=QEXdDO2ut3YA:10 a=vr4QvYf-bLy2KjpDp97w:22 X-Proofpoint-ORIG-GUID: AGLSHrbtc4hYy1S4Ph-oY4sU2KQh776I X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX2MyovpsL0Gni lZ0pxhIkInOh397lSiU6FIgOjnXUVgIBdMKSibhPLbYg23lYdDW57ZbElLgufvnOt8jfJ2JDhG3 t3da5o4tIglwNcj72jN9OAVS+UX03t7lVlse0A97WyuCqozBQ2tR0I9tWbkyifKFACwwN4Q5rGH lTNB+pnXtEwCoc0ophgp4zmUM1sUsKWhNtqUqV+YI9wGvmzUuyMpQ2okd74Sx6tIWWda6Yihfri K8uCQZevxV40SFNO/JbvrP5wz/olua1ERGvn7ENkzzzj8VAHDY1DwIYyMPLHY4pbAeFjbGJbwpt PF5dCCwV7Hpe7kRt/JT7a98pcy5Qs5S9av72KnZrTHimJ2sESWCjQ9hHPxjfwuBpX+W29IAoBtG 5Jvg9xZx3ALrYkIGHCW0NZSoJl4Y+7s0e78jsZyrv9BsjsmfxC9259OurBTrB7zQpVJ9pWGqLS7 pimq4uf+yBu0XmPrrFQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 phishscore=0 impostorscore=0 suspectscore=0 spamscore=0 malwarescore=0 bulkscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 Add remoteproc PAS loader for ADSP and CDSP with its SMP2P and fastrpc nodes. Co-developed-by: Kumari Pallavi Signed-off-by: Kumari Pallavi Reviewed-by: Dmitry Baryshkov Signed-off-by: Jingyi Wang --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 314 ++++++++++++++++++++++++++++= ++++ 1 file changed, 314 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 251e36cf7477..c8f61200f261 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -443,6 +443,58 @@ rmtfs_mem: rmtfs@d7c00000 { }; }; =20 + smp2p-adsp { + compatible =3D "qcom,smp2p"; + + interrupts-extended =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem =3D <443>, <429>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-cdsp { + compatible =3D "qcom,smp2p"; + + interrupts-extended =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem =3D <94>, <432>; + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <5>; + + smp2p_cdsp_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_cdsp_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; =20 @@ -2478,6 +2530,111 @@ tcsr: clock-controller@1fc0000 { #reset-cells =3D <1>; }; =20 + remoteproc_adsp: remoteproc@6800000 { + compatible =3D "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas"; + reg =3D <0x0 0x06800000 0x0 0x10000>; + + interrupts-extended =3D <&pdc 6 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + + interconnects =3D <&lpass_lpicx_noc MASTER_LPASS_PROC QCOM_ICC_TAG_ALWA= YS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + power-domains =3D <&rpmhpd RPMHPD_LCX>, + <&rpmhpd RPMHPD_LMX>; + power-domain-names =3D "lcx", + "lmx"; + + memory-region =3D <&adspslpi_mem>, <&q6_adsp_dtb_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_adsp_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + remoteproc_adsp_glink: glink-edge { + interrupts-extended =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + + mboxes =3D <&ipcc IPCC_MPROC_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP>; + + qcom,remote-pid =3D <2>; + + label =3D "lpass"; + + fastrpc { + compatible =3D "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "adsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + + iommus =3D <&apps_smmu 0x1003 0x80>, + <&apps_smmu 0x1043 0x20>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + + iommus =3D <&apps_smmu 0x1004 0x80>, + <&apps_smmu 0x1044 0x20>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + + iommus =3D <&apps_smmu 0x1005 0x80>, + <&apps_smmu 0x1045 0x20>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + + iommus =3D <&apps_smmu 0x1006 0x80>, + <&apps_smmu 0x1046 0x20>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + + iommus =3D <&apps_smmu 0x1007 0x40>, + <&apps_smmu 0x1067 0x0>, + <&apps_smmu 0x1087 0x0>; + dma-coherent; + }; + }; + }; + }; + lpass_lpiaon_noc: interconnect@7400000 { compatible =3D "qcom,kaanapali-lpass-lpiaon-noc"; reg =3D <0x0 0x07400000 0x0 0x19080>; @@ -4760,6 +4917,163 @@ nsp_noc: interconnect@260c0000 { #interconnect-cells =3D <2>; }; =20 + remoteproc_cdsp: remoteproc@26300000 { + compatible =3D "qcom,kaanapali-cdsp-pas", "qcom,sm8550-cdsp-pas"; + reg =3D <0x0 0x26300000 0x0 0x10000>; + + interrupts-extended =3D <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_cdsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + + interconnects =3D <&nsp_noc MASTER_CDSP_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + power-domains =3D <&rpmhpd RPMHPD_CX>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_NSP>; + power-domain-names =3D "cx", + "mxc", + "nsp"; + + memory-region =3D <&cdsp_mem>, <&q6_cdsp_dtb_mem>; + qcom,qmp =3D <&aoss_qmp>; + qcom,smem-states =3D <&smp2p_cdsp_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc IPCC_MPROC_CDSP + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid =3D <5>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,kaanapali-fastrpc"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + label =3D "cdsp"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu 0x19c1 0x0>, + <&apps_smmu 0x1961 0x0>, + <&apps_smmu 0x0c21 0x0>, + <&apps_smmu 0x0c01 0x40>; + dma-coherent; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu 0x1962 0x0>, + <&apps_smmu 0x0c02 0x20>, + <&apps_smmu 0x0c42 0x0>, + <&apps_smmu 0x19c2 0x0>; + dma-coherent; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu 0x1963 0x0>, + <&apps_smmu 0x0c23 0x0>, + <&apps_smmu 0x0c03 0x40>, + <&apps_smmu 0x19c3 0x0>; + dma-coherent; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu 0x1964 0x0>, + <&apps_smmu 0x0c44 0x0>, + <&apps_smmu 0x0c04 0x20>, + <&apps_smmu 0x19c4 0x0>; + dma-coherent; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu 0x1965 0x0>, + <&apps_smmu 0x0c45 0x0>, + <&apps_smmu 0x0c05 0x20>, + <&apps_smmu 0x19c5 0x0>; + dma-coherent; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu 0x1966 0x0>, + <&apps_smmu 0x0c06 0x20>, + <&apps_smmu 0x0c46 0x0>, + <&apps_smmu 0x19c6 0x0>; + dma-coherent; + }; + + compute-cb@7 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <7>; + iommus =3D <&apps_smmu 0x1967 0x0>, + <&apps_smmu 0x0c27 0x0>, + <&apps_smmu 0x0c07 0x40>, + <&apps_smmu 0x19c7 0x0>; + dma-coherent; + }; + + compute-cb@8 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <8>; + iommus =3D <&apps_smmu 0x1968 0x0>, + <&apps_smmu 0x0c08 0x20>, + <&apps_smmu 0x0c48 0x0>, + <&apps_smmu 0x19c8 0x0>; + dma-coherent; + }; + + compute-cb@12 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <12>; + iommus =3D <&apps_smmu 0x196c 0x0>, + <&apps_smmu 0x0c2c 0x00>, + <&apps_smmu 0x0c0c 0x40>, + <&apps_smmu 0x19cc 0x0>; + dma-coherent; + }; + + compute-cb@13 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <13>; + iommus =3D <&apps_smmu 0x196d 0x0>, + <&apps_smmu 0x0c0d 0x40>, + <&apps_smmu 0x0c2e 0x0>, + <&apps_smmu 0x0c2d 0x0>, + <&apps_smmu 0x19cd 0x0>; + dma-coherent; + }; + }; + }; + }; + /* Cluster 0 */ pmu@310b3400 { compatible =3D "qcom,kaanapali-cpu-bwmon", "qcom,sdm845-bwmon"; --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 161312BDC2F for ; Tue, 27 Jan 2026 08:34:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502859; cv=none; b=X2/vwfNN71rMjYCcwUqM0YTCz8SjfqNBn2M7LjHVeCQ8acFw/cVVMfLySZ/HrXnTLieh/HPiIDvJcOdUnVTRvQDvVa8ecXGSLZ1CqEbn4uOSm+mdgYhMDO3IEt2NHUnMIRtkFQI6vu/IYkP48aTbmBaOtVjUI21Qczmujs0vgO0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502859; c=relaxed/simple; bh=v206mu36DG2UPgwneLlQW8ejqBR1qiBM22CNIG593rQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pIxl19YrTAHCXKmigcrFsTwFLIEBynVrb8SuoBIncW2Q3uALdzZMzbGxLftG/mxWnF9NNn7Jwc3lrVVphvkjpN+Br5Ujvx5fPu1Nyklmd9vwsMaGm+xXE9ycSDNu0ItXqn7vU/B7ubCj1NKnsY9Bz8XU1iDZzbBRsJmW1aMl23U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=V+fVxS95; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MPLo8n2+; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="V+fVxS95"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MPLo8n2+" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R7QG4s658421 for ; Tue, 27 Jan 2026 08:34:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= bLShzazXQiTSFtxlih8ij0s1u+TigRi+i7jzQPc3WPI=; b=V+fVxS95XBkBkUFc qCBWS1Ar6CMXonRS69KwgQwufgBbB7uTUCQwjKcuLluik/FtcQsEKihiMIJZMoHo yiFTHKrQnP2MPTF6mBz5SkurRgXUG1Kv0Aizfk019kyCRmDJKYB2Q+WURkIgAT/+ 1woqkI4lD412Csz9CcNQDRRbXrQUGZkkgyfMthIwRgJx6sRhC1G+4Y8I6RtaS8OT 7ZMT/UJRTHW8Ww/vnr3PqaUighWHmEiKd5+EFQtBz/mI2CUxhjDgj89RZgtlQu8A NJ/4vDRVFJzkxyzafBI7H2AS8+zGwfzffGi6UHOskclMxqyEQ+EsJEm/kcFw6BdO KYzs5Q== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxryn88us-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:16 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2b6f0b345e3so27652849eec.0 for ; Tue, 27 Jan 2026 00:34:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502856; x=1770107656; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=bLShzazXQiTSFtxlih8ij0s1u+TigRi+i7jzQPc3WPI=; b=MPLo8n2+YsEsswiUzNL1q+yiGCd0EpnI6ecni4qm8n3b7ioQBxbe+amvGYGXMJx2qC y2la26sj0Yg5H7db1h6VCyWt07imf5N3ayy8mEuGTfySWLxYqe1OuGNTCKH3RYvZfVlm GUIRLPM3YqnhHhSA0mtow8cmAfaX1jt3n/7K4G9XO6kJaEZKZxfaik1ZN7ZS5NmHy3h3 vTevpZ8a/nTTYOWUXl3PuWG6sVfTbqjTlMxgBNLGFKLa2mXeFb/twNEnODLfj7bTWFSJ t+NREE3gYiwrenomFq2EeWm/f5Pv0lKuFBIu//ITD+OMI8ps7QQj73A0cHjGSK1uTV1X 7aSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502856; x=1770107656; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=bLShzazXQiTSFtxlih8ij0s1u+TigRi+i7jzQPc3WPI=; b=BlPpUu3zSTOzswt74WB6yvBf6sJrzHdBvCHKIyxKwuS+VBNdXmfKBbUppkshIQF0xM CDskigLti2Zc8AmmzZNsRdfwqdGeSdFER0n9eVE9EN3VxJ3no1fVzL4Ti2u0rfddFSRa wjT3KDVi6gnGbezIxbQv7+PuzqnOVYmuKAFHQ0ndZy78fTy0NOf6VOEdw2tT7FZwJXXV 90OORLas0hcL0puXhLlN2W/1skFC9AaUMW+2mS2NPlCCe1WktuiIKeg3NtoyCt6ZSPT6 kzj5EngDpOPeVK5CnXf3lZrGie23uCl9PeVZXrngjiDK7YGTxb4XRK9fPEKb2Mz82OJ8 D6Fg== X-Forwarded-Encrypted: i=1; AJvYcCUkbpngZN2Q8dbuvvCVANaQrqQPRAEVum6SOFbkjTAXMUbkKYuZvKxL7TIiUOVgqz9rkTXJlC3NyPCTQlo=@vger.kernel.org X-Gm-Message-State: AOJu0YxXOae87gXhGkMz9RTZqyZ2r8/xWZ+a6vTjsYReWwSGBt/kXU1q KOi2Fdu00dkezdmRYPzQRfDYE+kwFH/c8SkUp6VcxaFz/Pd6a8CsVSF0sKXg0apI1o6Ne+GTcNT fBoI8eypRsQzrKn5pbnoAdHB9bNNAUFjc9iiiwGcxg1IO6I0Ghb3rjl68j+t1ajSeNC2hBeEdC6 +CUhQB X-Gm-Gg: AZuq6aInYkajOPNaT7TvrtjEwpheI3lFAA01bAT/Q7A1KPiwhHw+shC/tTEfePWRTve m+obCoEXXirr4PwPxFspJN2nrp0tKX2LCsmJAg3TUUOIyDe3lXdGviFebNuYYlK/UQ26j8ayIiO 2XL/odOHinlAMYxbEoDo5R993AHFPnNgQh2R41o/FjAQhiwkULu0n9vnI5PhVTMPb3MNhBxJCAU 9tKNxIxSSzehxm8WvqEyw20RGHFLskFt3FmEbbvR1ZMmfWdyv5TtFlLXMWPLYpLv5OfBp0pGO44 WrbrhJJbJrkRRSWnSlbZ/akSpS7fRbf1qhgyNjzq0Jtjl+A3ZyYI+FTkzp6n3W/hZs384j2D3eG 61xOdz+TK562s8Bd56Ag5IlmO9IqpIaJyLwgR1OXKH0rMGZfvOHtnjVIqbYIn X-Received: by 2002:a05:7022:6b96:b0:11d:fb4c:db13 with SMTP id a92af1059eb24-124a006a877mr618016c88.14.1769502855228; Tue, 27 Jan 2026 00:34:15 -0800 (PST) X-Received: by 2002:a05:7022:6b96:b0:11d:fb4c:db13 with SMTP id a92af1059eb24-124a006a877mr617993c88.14.1769502854563; Tue, 27 Jan 2026 00:34:14 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:13 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:02 -0800 Subject: [PATCH v4 05/10] arm64: dts: qcom: kaanapali: Add support for audio Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-5-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Prasad Kumpatla , Konrad Dybcio X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=13518; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=mM6/Pdb0cyGMtp4tKPrPt12aQw9v62w/vSt6EMdglN0=; b=/5RnCjrNJ8ma9ejG9Yemt6/mdl8wsqfbV2J1blBPP3iffGK4IS0Q1mkLTZz9gkVfQrTPBGwPf 0Pf9erL11WLADFsqvVUjetZ1a8iWbFz32mB0fRSuED1IulGykf1CQE9 X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-ORIG-GUID: pqbzPnHYgUmDRG9WkgfDtwPL1pAMWmJG X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX46bGQS9tYufj dTQOvvjfTUVWLoyMYADPLJhEJKZbpN5IshRXno5gsmlD2cVeZHfCmHNr4HqGYNHEzu8ABuUNd9n y6Zp+v/ToDIHd9kI1uvC0bDl43ESk1wme5ZcGRIpZtajIc/wcHsVSmbvAq1UcciZyAfamwRG6wm 19EutGaK7M2/ZkMcdBBiRK/TcTOqCibDH0s/4yif3BsvT9w8xD1SuHDT1rUt1WhJsdIvm1t6OCR RRnKi3r5IL0wX0mH7gwDtK6qwwuuyvx2CjjlO3ykZbsSt6xw3lqyQgZbZL0PZVHD0Llv0kDBuyi lbbQYSfcL5G+se/4UpZVhRV4AmuLr2/yW2NF8bXZmU/iZ3+iBqR2o1wvX2QzPqGiXXoySTidMp3 f67szCCvYLxWhVVAel73VY3oA4lj64r++MR4kIf6N6ObyHOltPwTVazG+QHFe83ygghi5wscGG5 4uu0lurlcYbodI0vAHg== X-Proofpoint-GUID: pqbzPnHYgUmDRG9WkgfDtwPL1pAMWmJG X-Authority-Analysis: v=2.4 cv=FsEIPmrq c=1 sm=1 tr=0 ts=69787888 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=fOvlSJoLLuNaJOMVFRMA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 adultscore=0 malwarescore=0 suspectscore=0 impostorscore=0 bulkscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Prasad Kumpatla Introduce audio support for Kaanapali SoC by adding LPASS macro codecs, TLMM pin controller and SoundWire controller with similar hardware implementation to SM8750 platform. Also add GPR (Generic Pack Router) node along with support for APM (Audio Process Manager) and PRM (Proxy Resource Manager) audio services. Reviewed-by: Konrad Dybcio Signed-off-by: Prasad Kumpatla Signed-off-by: Jingyi Wang Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 367 ++++++++++++++++++++++++++++= ++++ 1 file changed, 367 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index c8f61200f261..050d47691f5c 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -16,7 +16,9 @@ #include #include #include +#include #include +#include =20 #include "kaanapali-ipcc.h" =20 @@ -2632,6 +2634,371 @@ compute-cb@7 { dma-coherent; }; }; + + gpr { + compatible =3D "qcom,gpr"; + qcom,glink-channels =3D "adsp_apps"; + qcom,domain =3D ; + qcom,intents =3D <512 20>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + q6apm: service@1 { + compatible =3D "qcom,q6apm"; + reg =3D ; + #sound-dai-cells =3D <0>; + qcom,protection-domain =3D "avs/audio", + "msm/adsp/audio_pd"; + + q6apmbedai: bedais { + compatible =3D "qcom,q6apm-lpass-dais"; + #sound-dai-cells =3D <1>; + }; + + q6apmdai: dais { + compatible =3D "qcom,q6apm-dais"; + iommus =3D <&apps_smmu 0x1001 0x80>, + <&apps_smmu 0x1041 0x20>; + }; + }; + + q6prm: service@2 { + compatible =3D "qcom,q6prm"; + reg =3D ; + qcom,protection-domain =3D "avs/audio", + "msm/adsp/audio_pd"; + + q6prmcc: clock-controller { + compatible =3D "qcom,q6prm-lpass-clocks"; + #clock-cells =3D <2>; + }; + }; + }; + }; + }; + + lpass_wsa2macro: codec@6aa0000 { + compatible =3D "qcom,kaanapali-lpass-wsa-macro", + "qcom,sm8550-lpass-wsa-macro"; + reg =3D <0x0 0x06aa0000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_WSA2_CORE_TX_MCLK + LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "wsa2-mclk"; + #sound-dai-cells =3D <1>; + }; + + swr3: soundwire@6ab0000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x06ab0000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_wsa2macro>; + clock-names =3D "iface"; + label =3D "WSA2"; + + pinctrl-0 =3D <&wsa2_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <4>; + qcom,dout-ports =3D <9>; + + qcom,ports-sinterval =3D /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0x18= f 0xff 0xff 0x0f 0x0f 0xff 0x31f>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0x= ff 0xff 0x06 0x0d 0xff 0x00>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0x= ff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xf= f 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff= 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08= 0xff 0xff 0xff 0xff 0xff 0x18>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 = 0x00 0x00 0x00 0x01 0x01 0x00 0x00>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_rxmacro: codec@6ac0000 { + compatible =3D "qcom,kaanapali-lpass-rx-macro", "qcom,sm8550-lpass-rx-m= acro"; + reg =3D <0x0 0x06ac0000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_RX_CORE_TX_MCLK + LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + }; + + swr1: soundwire@6ad0000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x06ad0000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_rxmacro>; + clock-names =3D "iface"; + label =3D "RX"; + + pinctrl-0 =3D <&rx_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <1>; + qcom,dout-ports =3D <11>; + + qcom,ports-sinterval =3D /bits/ 16 <0x03 0x3f 0x1f 0x07 0x00 0x18f 0xf= f 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x0b 0x01 0x00 0x00 0xff 0x= ff 0xff 0xff 0xff 0xff>; + qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x0b 0x00 0x00 0x00 0xff 0x= ff 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0x03 0xff 0xff 0xff 0x08 0xff 0xf= f 0xff 0xff 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0x06 0xff 0xff 0xff 0x08 0xff 0xff= 0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0x01 0x07 0x04 0xff 0xff 0x0f 0xff= 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0x00 0x01 0xff 0xff 0x00 = 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0x00 0x0= 0 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0x01 0x00 0x00 0x00 0x00 0x00 0xf= f 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_txmacro: codec@6ae0000 { + compatible =3D "qcom,kaanapali-lpass-tx-macro", "qcom,sm8550-lpass-tx-m= acro"; + reg =3D <0x0 0x06ae0000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_TX_CORE_MCLK LPASS_CLK_ATTRIBUTE_COUP= LE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + }; + + lpass_wsamacro: codec@6b00000 { + compatible =3D "qcom,kaanapali-lpass-wsa-macro", + "qcom,sm8550-lpass-wsa-macro"; + reg =3D <0x0 0x06b00000 0x0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_WSA_CORE_TX_MCLK + LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + }; + + swr0: soundwire@6b10000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x06b10000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_wsamacro>; + clock-names =3D "iface"; + label =3D "WSA"; + + pinctrl-0 =3D <&wsa_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <4>; + qcom,dout-ports =3D <9>; + + qcom,ports-sinterval =3D /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0x18= f 0xff 0xff 0x0f 0x0f 0xff 0x31f>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0x= ff 0xff 0x06 0x0d 0xff 0x00>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0x= ff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xf= f 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff= 0xff 0xff 0xff 0xff 0x0f>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08= 0xff 0xff 0xff 0xff 0xff 0x18>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 = 0x00 0x00 0x00 0x01 0x01 0x00 0x00>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + swr2: soundwire@7630000 { + compatible =3D "qcom,soundwire-v2.2.0", "qcom,soundwire-v2.0.0"; + reg =3D <0 0x07630000 0 0x10000>; + interrupts-extended =3D <&intc GIC_SPI 761 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 40 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "core", "wakeup"; + clocks =3D <&lpass_txmacro>; + clock-names =3D "iface"; + label =3D "TX"; + + pinctrl-0 =3D <&tx_swr_active>; + pinctrl-names =3D "default"; + + qcom,din-ports =3D <4>; + qcom,dout-ports =3D <0>; + qcom,ports-sinterval-low =3D /bits/ 8 <0x01 0x01 0x03 0x03>; + qcom,ports-offset1 =3D /bits/ 8 <0x00 0x00 0x01 0x01>; + qcom,ports-offset2 =3D /bits/ 8 <0x00 0x00 0x00 0x00>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0x01 0x02 0x00 0x00>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_vamacro: codec@7660000 { + compatible =3D "qcom,kaanapali-lpass-va-macro", "qcom,sm8550-lpass-va-m= acro"; + reg =3D <0 0x07660000 0 0x2000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_TX_CORE_MCLK LPASS_CLK_ATTRIBUTE_COUP= LE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "mclk", "macro", "dcodec"; + + #clock-cells =3D <0>; + clock-output-names =3D "fsgen"; + #sound-dai-cells =3D <1>; + }; + + lpass_tlmm: pinctrl@7760000 { + compatible =3D "qcom,sm8750-lpass-lpi-pinctrl", + "qcom,sm8650-lpass-lpi-pinctrl"; + reg =3D <0 0x07760000 0 0x20000>; + + clocks =3D <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "core", "audio"; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 23>; + + tx_swr_active: tx-swr-active-state { + clk-pins { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio1", "gpio2", "gpio14"; + function =3D "swr_tx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + rx_swr_active: rx-swr-active-state { + clk-pins { + pins =3D "gpio3"; + function =3D "swr_rx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio4", "gpio5"; + function =3D "swr_rx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + dmic01_default: dmic01-default-state { + clk-pins { + pins =3D "gpio6"; + function =3D "dmic1_clk"; + drive-strength =3D <8>; + output-high; + }; + + data-pins { + pins =3D "gpio7"; + function =3D "dmic1_data"; + drive-strength =3D <8>; + input-enable; + }; + }; + + dmic23_default: dmic23-default-state { + clk-pins { + pins =3D "gpio8"; + function =3D "dmic2_clk"; + drive-strength =3D <8>; + output-high; + }; + + data-pins { + pins =3D "gpio9"; + function =3D "dmic2_data"; + drive-strength =3D <8>; + input-enable; + }; + }; + + wsa_swr_active: wsa-swr-active-state { + clk-pins { + pins =3D "gpio10"; + function =3D "wsa_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio11"; + function =3D "wsa_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + wsa2_swr_active: wsa2-swr-active-state { + clk-pins { + pins =3D "gpio15"; + function =3D "wsa2_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio16"; + function =3D "wsa2_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; }; }; =20 --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 374332BF3F4 for ; Tue, 27 Jan 2026 08:34:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502860; cv=none; b=IJ2vLYBGdaBoeYGTFsNlQRQtet7U3EVTow4UL6rR8qh8kL4yHN3bMyDNG5v7t2fuf2ndzD4f8HOKOML/9UXWgv5maY9a8gB/DrY3pFPMZz8UrEYghB07AKwQSb4k342iezYeO4oXuFozcxGSmt91E+uhBRuBsoG5uk9ujSUr4C4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502860; c=relaxed/simple; bh=/ZMmm8z/CzK9Ydn1qk72zGpHkz9/CApKnE2xT9rSk5A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WmbeFpAP0EH0+iJa7Y5TlRzf+HLn8Jr+diN5roGV7RWRcBdBAXBSD4vta/SoL1sPSYoKem2S3dkyQjpylfwdOtsIvjvTWJXFvdLhQmr5M0gj70pK6tXCUqaDx/W0dMPB1hQiJvm61kSmyhErNDabGZntLNawazZz8Vc3631cSPQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QQ1H41g6; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=DzAQOd8V; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QQ1H41g6"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="DzAQOd8V" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R87NkA622041 for ; Tue, 27 Jan 2026 08:34:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 6T+0bGfJO+QEwo6eacVFOYxwrvZQtgEF9AfHVdIHomI=; b=QQ1H41g6HGviYmJO QQeeZNatjK79cSdq3ULP5D1a8HAYtlVa05Cib7kBhlgTtR50TK0q4mxe+euAW59F BSaWIIAtL6I93Atuq/K5OFiaY8gZLz8EETEKOQbL3SZA99sP4SYknd6OfSXrl+3w nB8oWsvoOJQMm0Qn0FgwPgfvAgBvS434qnlLZJCmDYrjGpmnYnz0PG8I3bHDRIgf 75nyPKbsFL53j9xIDdq2Yd+QIlNQJ2NNB8wEF9ac9UkXSjd817foZRg5z23ZHdHe vkiyr8j2y7YBNSJmXbHU6unZYtwHR47hUJsjZfJ9gyDm/sOawIfe5cEnI4qYbRBo 3gI3cA== Received: from mail-dl1-f71.google.com (mail-dl1-f71.google.com [74.125.82.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxsjeg2qb-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:17 +0000 (GMT) Received: by mail-dl1-f71.google.com with SMTP id a92af1059eb24-1233b91de6bso9244493c88.1 for ; Tue, 27 Jan 2026 00:34:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502856; x=1770107656; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6T+0bGfJO+QEwo6eacVFOYxwrvZQtgEF9AfHVdIHomI=; b=DzAQOd8VOwgxL0q0ME4MsQ+nUjw3Y2dge7Vq4zEhMiknu0xaBfVGxJEunGtrlkBQZ0 TkYM84hi22K2OU5jTbc6UEBpywXCtVoMO54tXmvkpiAtRmiuWOReOc3Offi258Ruk3XX RZDtV/YtgTwYkQ8qrh7hX90WuUqPYxQYDeEQP29uH37Wn1YGqew9GLHDnm505N4G+MnN QTI3VScfZIwIPGid9A4aQCkiYhgAdrUq37esL0Nd/A90YxC8X9TJOHbGbAfHcxuFfd2W eqM+52G77yTRFbyKslUVz2fwEUroxCxfJmtexUtOdTY11C1wP4GG7iOrBkaxUjSyIi9P SKEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502856; x=1770107656; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=6T+0bGfJO+QEwo6eacVFOYxwrvZQtgEF9AfHVdIHomI=; b=UdAsYvq63q5xBkcGOsl3jbtn6k4y1kBxntS0iJ/q1W77g/5QwMRXRPkEDNoD4Pd68J sGJdnlQdOpqnjmffcmqrW4jdLdDmSbVAKEmrb6uS5X44CKS3QNgzzRxZxk7gMX4K6y/Q OMIOYp8hnyqGgPx80lkZvPrAtS968u0yKnqsI5/oeI3ZtJwECMFsjUUshxCCZkOHX6MA cE5c8nFe0v+rDif2Al2Zpg60/fTYvqBtYuebw+bAyDjEpre/2p6QiLwOWhFOnk+6J1U4 np/oiOy7xjA26aWZ0BBSG8cIPPJSows2BU9hCtMGyrS1TMDue+UVZU4NSciyPIkL2ju/ YS+A== X-Forwarded-Encrypted: i=1; AJvYcCWpJHWj/OTNRf16RDNhJNMvHh2kqKrLMdrMvUXM4OikQZqNYMVfu9vD1Vp5P+s58LtoJGlpuThbi/i9Y1U=@vger.kernel.org X-Gm-Message-State: AOJu0YybrihqdxNe33zVYxLtVPjwgv2n+3zp4GugyceOGWyHG43Eddmd hsn5l07kFKG0GZqlhJR2sQbQ/un79Q+8Y60lkvB9hn3ot5xETAeh3DSWmsIXy3qchJd8tRrxMNT +2jPr/H5Tau4BV+D0I8YXvqj3TuHSVlycaqzCDG0yu7d9AwEzZ0Qi0eQI7ebqg9Z5Gh0= X-Gm-Gg: AZuq6aKmaQ5uKaf24n4GlFnRvRZHMcq22hzWSbPertUalmOHXAo1A/PHQ7/xjOeNJWx AgeDsiaMb5fb2KXRm3AIx1x9ruZbe+45UvUibEo9Q7nFg+gBfqXxa71r/JseG9SBczDtReNvjRg UQw3oTJg+Y3nUmcLlhh5i5JxIQ0iI//GlY1LZrSHShxwRiw9VDzvIOkrsffi8JL37/biz+GCg8M jbLwgQaBqf4DIeFSm2YukjiPA+FBH07v6+EwUew+r/PiLB4+l2EwndXd0/2+v9AOJC4o2ZlwuIq h3P7SFz/7QLkNVdgJmzqR9cOLPlZ4Yu+ok5/6rQxyfE8emGrKYPZBjhb+dZHnUITrhuHejfl4Yw AWwrh7bRKlGMMQg3boWYZzooCIt+HSQ65oolRSz0P/+bbYZtHyd3mzpKiIOnU X-Received: by 2002:a05:7022:4194:b0:11b:1c6d:98bd with SMTP id a92af1059eb24-124a005f4e3mr527924c88.9.1769502856238; Tue, 27 Jan 2026 00:34:16 -0800 (PST) X-Received: by 2002:a05:7022:4194:b0:11b:1c6d:98bd with SMTP id a92af1059eb24-124a005f4e3mr527874c88.9.1769502855657; Tue, 27 Jan 2026 00:34:15 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:15 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:03 -0800 Subject: [PATCH v4 06/10] arm64: dts: qcom: kaanapali-mtp: Enable ADSP and CDSP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-6-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Dmitry Baryshkov X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=954; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=/ZMmm8z/CzK9Ydn1qk72zGpHkz9/CApKnE2xT9rSk5A=; b=YnsGfZ9dbB1/ND7IxfJ0BimfntJBM7x2Wwgue4IZnoMl09Q99U+wgvLc/ZCM+h7rAI5tcg9lT Kb4IVI0Bnn6Czx2KIp10RpUoJxC8zP7sjUxy/nSLA2lcScO/Koay+92 X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX9mF7lYOZP+qM 5ZOrSAkeXDcBWcCJUW/ey+jEE3p0WbJx89tGR2O+CHJe14mB4R39rBYCoOlgpSAGL/0Lp6Qmd8P OJrDbEUx1IrSMjB4WZWnXHfqnv6BXNXbpjB1Jf1xB9zxbLxiyvO4zH8r6S9Ncm2mneY9jeMtvWD QiG2cApcd5CHVu2ex4Suex9fIRfXKLNqM2I8yj8dlKLP67c4XgBRsPsiUQJvsHPIOyeg2fNar39 hkVWOucl5lCo6GkNINXcB38zkPp0dsOGLqR1XAm+EQuhjkrgJyW8MP2sZ310Vk6yxrEdz20mYBm slwUaE/WDG2FOWvL2UerDaANSi3o0l91F3z0wzcrBgz8OkjvjM41iw/bdnd6swW79lXMhx2PHGx uLBpSXCcvBn4i4/hyy4xQZZ4x8wXCWwJKgRavEiOaZag6epb+fT3I8waV/cmaI6nJuAghK5NDEU TVjipPbPtclOOdyDPsA== X-Authority-Analysis: v=2.4 cv=Qelrf8bv c=1 sm=1 tr=0 ts=69787889 cx=c_pps a=JYo30EpNSr/tUYqK9jHPoA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=6pSOtZClNuHiBGgWezYA:9 a=QEXdDO2ut3YA:10 a=Fk4IpSoW4aLDllm1B1p-:22 X-Proofpoint-ORIG-GUID: y0fGjPG_RvaVCuAW9T6NnCfURaMTOA1C X-Proofpoint-GUID: y0fGjPG_RvaVCuAW9T6NnCfURaMTOA1C X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 malwarescore=0 adultscore=0 phishscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 clxscore=1015 bulkscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 Enable ADSP and CDSP on Kaanapali MTP board. Reviewed-by: Dmitry Baryshkov Signed-off-by: Jingyi Wang Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/kaanapali-mtp.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-mtp.dts index 32a082598434..3544f744fd1d 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts +++ b/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts @@ -684,6 +684,20 @@ &pcie_port0 { reset-gpios =3D <&tlmm 102 GPIO_ACTIVE_LOW>; }; =20 +&remoteproc_adsp { + firmware-name =3D "qcom/kaanapali/adsp.mbn", + "qcom/kaanapali/adsp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/kaanapali/cdsp.mbn", + "qcom/kaanapali/cdsp_dtb.mbn"; + + status =3D "okay"; +}; + &sdhc_2 { cd-gpios =3D <&tlmm 55 GPIO_ACTIVE_LOW>; =20 --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C2522C08B1 for ; Tue, 27 Jan 2026 08:34:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502862; cv=none; b=c7CIinWGvc0soAJ80/SwutlxNBULTCZZBh+JYz3hSepVv4jk9ztnOvt8nGcByMp1c8Pke0zWed87o0f8ZdhJxnm466pxdby3apHepjFkVLMfjTfxhnCJd/DM/6AnxTNF1wvDFEos4GmdDJpPsazCopuMMoHj3HKJ0xGz7Z7N9Ig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502862; c=relaxed/simple; bh=Evg9KaSPswA6me4Nz5cy15rYx00cS6FHnpc1BK9z1Jc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Prdsiq4a6W2rsjzdyieQ6UtwduvkFzOrdvzR8+gg1ln4wtld2PxWcvlCHfcimmu/r5VxxCBhmucxpNQnwKMenAVNUkC+tRs0H1QFLSwvREd2Bbs2mieOeOUXTDTajcAQK5459jCfeUgvsgBLOMvdfZjHv6d4fiZQzBApHlW3f4U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=W0lDRZpI; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JPUjrDKm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="W0lDRZpI"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JPUjrDKm" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4UETk3714711 for ; Tue, 27 Jan 2026 08:34:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3Rs1/shu5xLSU4Fstnkbo5NKjASqKYfDpiaUcIwoXDg=; b=W0lDRZpI0cbfU5oX ibSwMjbLr7aFfLUez5r0naLlirzJQ0+sVjJ2fcxp49CNhizZ+GZczwmyU83Iz6Wj 8Hw9OmwovUNlrY6nDhffuJAne6u0zwo8zXipcwVpZ6UCEPIs651qpGOKwbOfFrd6 ZLj1OAOAzdvhnCKP8KBNVQuyvp8ti+7eFZ6la9pafBlFf7trXKN9VPnS0az1UuEz RIt08Ysf8buyv9jllu1gCz7vHddjKQM0oTqXY3VyciJA/8L2nGboKTr742zxUv5x zjsLtIjOfKIWDlm9a/zHHkJD3H6psoXSpwHEo5rf0L0as9ut5moa7mRS76+uapyy iompbw== Received: from mail-dl1-f71.google.com (mail-dl1-f71.google.com [74.125.82.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxdv0a7r4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:18 +0000 (GMT) Received: by mail-dl1-f71.google.com with SMTP id a92af1059eb24-12339eea50bso263257c88.1 for ; Tue, 27 Jan 2026 00:34:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502857; x=1770107657; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=3Rs1/shu5xLSU4Fstnkbo5NKjASqKYfDpiaUcIwoXDg=; b=JPUjrDKme8EN/Ude6hg/oNnQoy9WzaJOC+FWMf0G2Y8EWGGSXwnerlBsnkOdyQb8kd DAaBcxi9yP33oZIm5UJ5D6e+WGqmVpMyknx6ibafeAkHmQdYMC1oNTC+Jf8Kt5EzeguC mE7Is1lssdz6scOjQPN325bmlEeY54pgGaYGhThMIwvC2k6fgVyNbPdbldJNzFw60dbk zn+VvF9aXy9/9vPRoTN2HncwcTpuLsC95yJqHar41ht5/ZeNbAHZIP2A3ht9c/5kUlp0 /j32xvSRtR2381BXMRDiChox+jmhc9jPCjIBc9qfxevCfkA59gHLLYwJI1F4YIHKtTeq Gn7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502857; x=1770107657; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=3Rs1/shu5xLSU4Fstnkbo5NKjASqKYfDpiaUcIwoXDg=; b=cPqZg1Hy4UV0rTxBlHHBTk7JwBcqcoc1GIAm+N7mc24rGaQGxXFAmiydwd/sJX9e1T w/a+VlyXSyU6C0CZyzZ68WCdejcQg4R9d/RuC6yI1ei6LrHYcr7MHdJcovWlgw0VNE/l TVnxskI9EaPE/WhG8+s/ssOPj/Bm2aY+GApwntkk9MTRCiWNtDzqsoSIF0iAYLT9IYTx A5nRWd+JvmdN8D2zGJWEHNoh+2jE+W2TNoeBDCj+6RYJKVOSbjshEvyAKQJx+ZnfVfSD W7K5b36WNrbdr7TxhpUDWo+JY2ahq6Nv7VmSEvGq+ozZ1EfYYRale6rn2dH/T1RiEMj4 isFw== X-Forwarded-Encrypted: i=1; AJvYcCW88l0iU8XzDj1R9SW2owIJZhNXkxHLJbgUTLQ1icfQRujsHdmoXldsch7y6qVxviY+XwsTI8lXidTYlbk=@vger.kernel.org X-Gm-Message-State: AOJu0YyCqFbvNGKFlJA8Y5Pw1Gb4+lFXWEH38TxXEfLUd82vJyF1ONqP YyHMDihgiHSajQ7dEQEjediaA4H7kJVWs1JiaN+/+qps6Dngc4c46aTeiQv1Bo9RV414cfp9gGq +54+X2j0N5p8ntlsH0RxWTEougGNhTxIvMKbayZrU0jqTn4mRiHiqW7Gw9+LoLS43q/8= X-Gm-Gg: AZuq6aKD/2EgetXVy12kc6r1RUQpkHmFp9/O9WcmeEy+Z+yU1zbSNlYI+qtLjliSpOY FA/9Hyer80n15oP2LYv0Ogl/ITx8y/Vb0w4asC8/mwtR1HTdwXnulN1EkmiJ9QsxmR1nAouAAOb 72Dk0NTxnqz1Yt2iIuVn1z6UP1nha6YzJvvCADwGq54OznMTOh0Li5nnMmvZjp5QmMfGl39Pytu RD1paTz9/oQ1Q+eA0tdqJR/X5CD/ffaJ0L26Ijp9AaVUJ+Xm0Z27tP5M+wG6C4CxWPDIBjlu2Gr 4yDOu+xI3u7O8Y6kmXVhtO/mXIoaDpw7t0051L5U3gomYT904wVTUUDq/ID2M/yHDWBlXO9cy/m 2/kAs4hm7PgieTjCjaPMRpw/TFnOjFJh5rjz4Fr+iA9Xft6j2XDsQkL/itRLJ X-Received: by 2002:a05:7022:6714:b0:124:9acd:328d with SMTP id a92af1059eb24-124a00ae7d6mr577246c88.22.1769502857239; Tue, 27 Jan 2026 00:34:17 -0800 (PST) X-Received: by 2002:a05:7022:6714:b0:124:9acd:328d with SMTP id a92af1059eb24-124a00ae7d6mr577232c88.22.1769502856714; Tue, 27 Jan 2026 00:34:16 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:16 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:04 -0800 Subject: [PATCH v4 07/10] arm64: dts: qcom: kaanapali-qrd: Enable ADSP and CDSP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-7-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Dmitry Baryshkov X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=959; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=Evg9KaSPswA6me4Nz5cy15rYx00cS6FHnpc1BK9z1Jc=; b=a3NB+BQCaDogF8T3xQ0tQLC3wG+l6K2pqE+z1vES1uVGWWP2727klmRW0D+BzPgzEbJ2FA1sj jqa/lGEUQW2Da5PBnUZJgiimTa27SzHN4mzeBdq1EefoeWye76vqzEz X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: niJmHIMDgnfjzIfK3MWTwG5NmBoiIRXY X-Authority-Analysis: v=2.4 cv=SvedKfO0 c=1 sm=1 tr=0 ts=6978788a cx=c_pps a=JYo30EpNSr/tUYqK9jHPoA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=lIVsHN_WdLZ9tVWbX6YA:9 a=QEXdDO2ut3YA:10 a=Fk4IpSoW4aLDllm1B1p-:22 X-Proofpoint-ORIG-GUID: niJmHIMDgnfjzIfK3MWTwG5NmBoiIRXY X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX+y7XT5opqKSg t2+KC0Y/FaRUXSS1+ygroltv34tL8axkfhHn1W2BCL88yB+euRrFabGP21ZfLrnCBgF7ukyA+1w QRum2fTVqJh9E10n2a431Yt8csNQXhSKtT5lIc7Y084B44zaAGY7w16XZySw2L3Yz0FdkVZCkR2 UpKjgy4fJC10Qu+Q5fbkrg+xnNsXXeJGJ+yOdwecY5EhYub3N579q2/6rNeHuX1ET8I30Jn/wmF skhiKtn9zFi3uwBBQkvqGbmnDa+aT/CyfRJTEKKCPLVWj66CvRWF4rO/zog2uuljvnJxl8rvQ6f zjqp+p9fXhEitYgWUGP1aF98T651jnEUfAWqCTYf56MJOUBpz7FBpOFC9f9yiQOsHXpXY4R+IS4 42dYp4W1weRCnwC6YjUd+LBZRE5mrXtIa4S75ZDMFGjyFZgXu0hKw2uyrQ5ExyXTJRM/yPql68U kKXZmVMxT9dhwUCE4ew== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 clxscore=1015 suspectscore=0 impostorscore=0 spamscore=0 phishscore=0 malwarescore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 Enable ADSP and CDSP on Kaanapali QRD board. Reviewed-by: Dmitry Baryshkov Signed-off-by: Jingyi Wang Reviewed-by: Abel Vesa --- arch/arm64/boot/dts/qcom/kaanapali-qrd.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-qrd.dts index 66b423a497b3..32034eed03eb 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts +++ b/arch/arm64/boot/dts/qcom/kaanapali-qrd.dts @@ -682,6 +682,20 @@ &sdhc_2 { status =3D "okay"; }; =20 +&remoteproc_adsp { + firmware-name =3D "qcom/kaanapali/adsp.mbn", + "qcom/kaanapali/adsp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/kaanapali/cdsp.mbn", + "qcom/kaanapali/cdsp_dtb.mbn"; + + status =3D "okay"; +}; + &tlmm { gpio-reserved-ranges =3D <36 4>, /* NFC eSE SPI */ <74 1>, /* eSE */ --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5546A2C0F8C for ; Tue, 27 Jan 2026 08:34:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502863; cv=none; b=uDnhVvniJiHNMqyjWbc37CDXwPuStC8pHdkTuLjutLybEgRPtqM4U5XdGZXRDQGU8EM3RgGWIpjSMbwtRJbDjDfOBZgLgESAdPUw9cCnleYoxQq9KTZXqy6TAzet1kqyYj9FlQpo5+ng5XlRijWsl3ARjyBM06E7XgCKGlZMUkA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502863; c=relaxed/simple; bh=FMGbJqQolrPlwDLIMr6fE/suAkdoPy71s0Efv6ZDMSs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eJwSM9GzZY4yixz6iRC0FUnSD3OqoeGSrv8Sh++pfEHJdW1La6kV5h2jmw39BsHKU5QaY+PsyJhlg3r2e6ebIr5vtSni7hyC3HSNODW3zNHTMU0AkQQDo1R2L8U+9Z10AqC4OUZ6h055dC1iGstspQRHU6xb7W1xTjnkD2d9tzM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=glNSALB2; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=TBIjAkrs; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="glNSALB2"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="TBIjAkrs" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4UNCa700433 for ; Tue, 27 Jan 2026 08:34:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2UaVBrK7Wn8X9hnjzReLtAdvwaOUXopzud5ml+1smr4=; b=glNSALB2BwqPW+Az oX6QCiTipK/AE74Fts6i8SRpt7+CnQE/wbCr1oUTuV4U4Mm1y5qYjnoICFTbT8HI odIZlJHbanEzzqSoxIwyepO9MSaXtmFzJAmifrHH5cEYMmKYUD4BI7lXmS41I7oW 4ypm9V331FcwUXDvm0MBpxejr6I1Sqhzr9AwvM9IUkv30Xs5yvJliAGCSr1M+CED qzfnWNLTfGiKKZNbRen/ne/tcDkVKJjEjR55YY9vnQiXbdPbBKMWJ2O6x9jRb4KO 0gV+h681jA2ug5Ku3S5bDv6znXaPedl9glCnFNcCCghPeWRinh+ZL8IFSnNCLUFZ EZOyig== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxew3t0a4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:19 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-2b71bdcd037so3312012eec.1 for ; Tue, 27 Jan 2026 00:34:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502859; x=1770107659; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2UaVBrK7Wn8X9hnjzReLtAdvwaOUXopzud5ml+1smr4=; b=TBIjAkrsXHYxwSzY4L31KWicwKZae8nu72ZpoT1t55QHO1GcGkrfoGn1L+9UdnetCy 2RUWz+gajfuk9lUjuy3uXUZghHfvoLi7m9Xxe1rrJK5BEFsfk0rEyJlTbhrrpwMLptbj NehSE7mb1q3PClWSbctyGrZWGiYBv/bqurs21KODBmtclVpSh6SdFy9ZPmhPnLPZpuWF BRPYvcp2+pxHaqta7HxELEMMTrwr16JllO5sRpLGlrF8FdlZVkxLfLau13K9zHjwjjMH vC2r/IJ2Bf9u7+w627+UXQaM3dulwLHwozXXGn22S2ZVsDRQuqLYoy5W+cPSxX7OMZcA /Rqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502859; x=1770107659; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2UaVBrK7Wn8X9hnjzReLtAdvwaOUXopzud5ml+1smr4=; b=A+5g7qdg9kSAHqudN6Wluye9XvzvfA440TbFn3DIJnAgFkRufjDXzfb8ECrO7SmCE/ 2gq9AmRa6huCr06Qr4kX97rFkKSmdyMho6BZahhUEXG3Vu3I8G3CYKvPx2t6E/ju8wys fIBUzn+Pi4i0Ce73kORThpYtsoewpk93ZimqNIxo/S4nBCNX5+fd7Jy0zuBgoKK3YH3h 5hd9Xe87VwGiJcB+o91wxdQTWvptzmxToaTgg+nfEHklJQzntDH20KFy6J858pa6Dp5O mgklPEBdlpYgVHgp/YWO2Ao4QZl7mS/f8oYGNyPRYdttYxNNBRLTmY1hzkX26Xv40L8d 2pfA== X-Forwarded-Encrypted: i=1; AJvYcCVTPODmSbZFmZbG+mmRnsm1dj7RmrQZSSU5LY32Fz35phPp40vA3H5DU1EgmI3BvE22CYH72WAha2OZP6Q=@vger.kernel.org X-Gm-Message-State: AOJu0YweSAsNl2OONPy1UyGvFuuOt0vZJs6OMlr1RvpSlsq85OU2DFsZ cBqwDKsYF3pChaSUUG40eDQoxFHRP77MSP7lGFDWE8McG7CCahf/SpLHecyGA8ESLCC/mkQTOu9 XgF0O+fUaUHI/fCEIinVzG/HC/NtMc2jp1chSRbcmtQfXaRGxCpb8Ew2OJOcNLWp2ZROdve/VYc 1dvOPT X-Gm-Gg: AZuq6aK320sjGtS18r7IFiEk7K7r5ZahJx/vtJ2NOiK89SssOU7/tScu1tBwPPhb6L5 Ldf17Jq3nAEeWvkrTQJCC9QXNkGPeRp+fxNt154dGsxx5SUEj4mfBn3FnWVpWjtM6uyg5bamNjF 7MoGfhhCwV0K0FJpQVLXiCu7knuo9jtLYMc7RiYuyeuGR5+ZH52ojOdlW/MvxXZ2w8UNnUkZL15 lsFPoza8Va5zqhaNtfQiOgBzaP1yLdE87HCt+fOJ0owe9Jq/3TTzKXAz6fuDW7UKNEGmm5JfScI aZeifB3vXPBahywrT/sGMqPv7FkolOWEdiHhX2NGz1F+7s9K+EINvB+Bvt4lY/Mun9Avz7KzuKv ZfzWfbu8sW6HPecekyDe51AePRAToqA5uOEv98GHtRrZWdIP6SKPFU5FLdgrc X-Received: by 2002:a05:7300:2324:b0:2b7:5a7f:f74c with SMTP id 5a478bee46e88-2b78e720760mr518471eec.9.1769502858414; Tue, 27 Jan 2026 00:34:18 -0800 (PST) X-Received: by 2002:a05:7300:2324:b0:2b7:5a7f:f74c with SMTP id 5a478bee46e88-2b78e720760mr518452eec.9.1769502857781; Tue, 27 Jan 2026 00:34:17 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:17 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:05 -0800 Subject: [PATCH v4 08/10] arm64: dts: qcom: kaanapali-mtp: Add audio support (WSA8845, WCD9395, DMIC) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-8-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Prasad Kumpatla X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=7312; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=jXzY3jkHSm0eSqmrpHz5qFpd77VmV0m5EoHp3aWUHvg=; b=Yec6stJhsgDtWJLJOE6u9CGkIv+aj/AvlLNJ9146QfbHB7d6orUxjIAGjF03g6XRU3rzp28S2 g/MtMYS6QOUAN4nJ5EtFCSgeBB/eOnsJ8rpOXnDsK7lnJ8wXRS/nORn X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-ORIG-GUID: ahJ0Aj3PBBL3CIxjFHdIy5UyqoLMy6mg X-Proofpoint-GUID: ahJ0Aj3PBBL3CIxjFHdIy5UyqoLMy6mg X-Authority-Analysis: v=2.4 cv=J8CnLQnS c=1 sm=1 tr=0 ts=6978788b cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=lxMpYmIrUrCHLM_QX0YA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX0iaI4V57X49E RWpd5iqn9172HTi2gAcHvri7nBbhM1Ng+V6OmPX3oFzu9CBVRimKboaEuuYLl3eJzz5waeZ/VV2 bxd8xQBaMyD6HJxjaQZ8KbPvnXZYST7q74D/4B+wRDqrLL1wFs/PvoUjnqlX0mFQp5Obrio7+Il 5q3eBqJAnETcth1HTfGF1J0RbhVqKulWeHzvBlX6eNGk5F4MRDMNn7qHo2akGKN9oHTENlx2oFK OaynUPs+o4qSSS0VPmB1PlnewTBOoFRA6X6hQiN1xPUQdGE4XgGDT6kJPbA1b8/iPz9zePrs5b+ EbNyJO5IurqTZ4TO2FG/d4nAsj3QshWIoxQcVvV2CGut6dlonKq8AF5QXviR1RH19ok5mN+xAtd Zsuq/IhqR02Ys2zpbPTCd4NtZ1n3CIyAoZfg37rc8SSkLJ64GGykwmWWPDqSeA9vq5y6YH4KIo6 U28b/7x+1O1C18FYkEg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Prasad Kumpatla Add support for audio on the Kaanapali MTP platform by introducing device tree nodes for WSA8845 smart speaker amplifier for playback, DMIC microphone for capture, and sound card routing. The WCD9395 codec is add to supply MIC-BIAS, for enabling onboard microphone capture. Signed-off-by: Prasad Kumpatla Signed-off-by: Jingyi Wang Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/kaanapali-mtp.dts | 226 +++++++++++++++++++++++++= ++++ 1 file changed, 226 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts b/arch/arm64/boot/d= ts/qcom/kaanapali-mtp.dts index 3544f744fd1d..7dfc2a81637c 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts +++ b/arch/arm64/boot/dts/qcom/kaanapali-mtp.dts @@ -52,6 +52,115 @@ bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk { clock-div =3D <2>; }; }; + + sound { + compatible =3D "qcom,kaanapali-sndcard", "qcom,sm8450-sndcard"; + model =3D "Kaanapali-MTP"; + + audio-routing =3D "SpkrLeft IN", "WSA_SPK1 OUT", + "SpkrRight IN", "WSA_SPK2 OUT", + "IN1_HPHL", "HPHL_OUT", + "IN2_HPHR", "HPHR_OUT", + "AMIC2", "MIC BIAS2", + "VA DMIC0", "MIC BIAS1", + "VA DMIC1", "MIC BIAS1", + "VA DMIC2", "MIC BIAS3", + "VA DMIC3", "MIC BIAS3", + "TX SWR_INPUT1", "ADC2_OUTPUT"; + + wcd-playback-dai-link { + link-name =3D "WCD Playback"; + + codec { + sound-dai =3D <&wcd939x 0>, <&swr1 0>, <&lpass_rxmacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai RX_CODEC_DMA_RX_0>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + wcd-capture-dai-link { + link-name =3D "WCD Capture"; + + codec { + sound-dai =3D <&wcd939x 1>, <&swr2 0>, <&lpass_txmacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai TX_CODEC_DMA_TX_3>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + wsa-dai-link { + link-name =3D "WSA Playback"; + + codec { + sound-dai =3D <&north_spkr>, <&south_spkr>, <&swr0 0>, + <&lpass_wsamacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai WSA_CODEC_DMA_RX_0>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + va-dai-link { + link-name =3D "VA Capture"; + + codec { + sound-dai =3D <&lpass_vamacro 0>; + }; + + cpu { + sound-dai =3D <&q6apmbedai VA_CODEC_DMA_TX_0>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + }; + + wcd939x: audio-codec { + compatible =3D "qcom,wcd9395-codec", "qcom,wcd9390-codec"; + + pinctrl-0 =3D <&wcd_default>; + pinctrl-names =3D "default"; + + qcom,micbias1-microvolt =3D <1800000>; + qcom,micbias2-microvolt =3D <1800000>; + qcom,micbias3-microvolt =3D <1800000>; + qcom,micbias4-microvolt =3D <1800000>; + qcom,mbhc-buttons-vthreshold-microvolt =3D <75000 150000 237000 500000 + 500000 500000 500000 500000>; + qcom,mbhc-headset-vthreshold-microvolt =3D <1700000>; + qcom,mbhc-headphone-vthreshold-microvolt =3D <50000>; + qcom,rx-device =3D <&wcd_rx>; + qcom,tx-device =3D <&wcd_tx>; + + reset-gpios =3D <&tlmm 161 GPIO_ACTIVE_LOW>; + + vdd-buck-supply =3D <&vreg_l15b_1p8>; + vdd-rxtx-supply =3D <&vreg_l15b_1p8>; + vdd-io-supply =3D <&vreg_l15b_1p8>; + vdd-mic-bias-supply =3D <&vreg_bob1>; + vdd-px-supply =3D <&vreg_l1g_1p2>; + + #sound-dai-cells =3D <1>; + }; }; =20 &apps_rsc { @@ -665,6 +774,14 @@ vreg_l7n_3p3: ldo7 { }; }; =20 +&lpass_vamacro { + pinctrl-0 =3D <&dmic01_default>, <&dmic23_default>; + pinctrl-names =3D "default"; + + vdd-micb-supply =3D <&vreg_l10b_1p8>; + qcom,dmic-sample-rate =3D <4800000>; +}; + &pcie0 { pinctrl-0 =3D <&pcie0_default_state>; pinctrl-names =3D "default"; @@ -715,12 +832,114 @@ &sdhc_2 { status =3D "okay"; }; =20 +&swr0 { + status =3D "okay"; + + /* WSA8845, Speaker North */ + north_spkr: speaker@0,0 { + compatible =3D "sdw20217020400"; + reg =3D <0 0>; + pinctrl-0 =3D <&spkr_0_sd_n_active>; + pinctrl-names =3D "default"; + powerdown-gpios =3D <&tlmm 76 GPIO_ACTIVE_LOW>; + #sound-dai-cells =3D <0>; + sound-name-prefix =3D "SpkrLeft"; + vdd-1p8-supply =3D <&vreg_l15b_1p8>; + vdd-io-supply =3D <&vreg_l2i_1p2>; + + /* + * WSA8845 Port 1 (DAC) <=3D> SWR0 Port 1 (SPKR_L) + * WSA8845 Port 2 (COMP) <=3D> SWR0 Port 2 (SPKR_L_COMP) + * WSA8845 Port 3 (BOOST) <=3D> SWR0 Port 3 (SPKR_L_BOOST) + * WSA8845 Port 4 (PBR) <=3D> SWR0 Port 7 (PBR) + * WSA8845 Port 5 (VISENSE) <=3D> SWR0 Port 10 (SPKR_L_VI) + * WSA8845 Port 6 (CPS) <=3D> SWR0 Port 13 (CPS) + */ + qcom,port-mapping =3D <1 2 3 7 10 13>; + }; + + /* WSA8845, Speaker South */ + south_spkr: speaker@0,1 { + compatible =3D "sdw20217020400"; + reg =3D <0 1>; + pinctrl-0 =3D <&spkr_1_sd_n_active>; + pinctrl-names =3D "default"; + powerdown-gpios =3D <&tlmm 77 GPIO_ACTIVE_LOW>; + #sound-dai-cells =3D <0>; + sound-name-prefix =3D "SpkrRight"; + vdd-1p8-supply =3D <&vreg_l15b_1p8>; + vdd-io-supply =3D <&vreg_l2i_1p2>; + + /* + * WSA8845 Port 1 (DAC) <=3D> SWR0 Port 4 (SPKR_R) + * WSA8845 Port 2 (COMP) <=3D> SWR0 Port 5 (SPKR_R_COMP) + * WSA8845 Port 3 (BOOST) <=3D> SWR0 Port 6 (SPKR_R_BOOST) + * WSA8845 Port 4 (PBR) <=3D> SWR0 Port 7 (PBR) + * WSA8845 Port 5 (VISENSE) <=3D> SWR0 Port 11 (SPKR_R_VI) + * WSA8845 Port 6 (CPS) <=3D> SWR0 Port 13 (CPS) + */ + qcom,port-mapping =3D <4 5 6 7 11 13>; + }; +}; + +&swr1 { + status =3D "okay"; + + /* WCD9395 RX */ + wcd_rx: codec@0,4 { + compatible =3D "sdw20217010e00"; + reg =3D <0 4>; + + /* + * WCD9395 RX Port 1 (HPH_L/R) <=3D> SWR1 Port 1 (HPH_L/R) + * WCD9395 RX Port 2 (CLSH) <=3D> SWR1 Port 2 (CLSH) + * WCD9395 RX Port 3 (COMP_L/R) <=3D> SWR1 Port 3 (COMP_L/R) + * WCD9395 RX Port 4 (LO) <=3D> SWR1 Port 4 (LO) + * WCD9395 RX Port 5 (DSD_L/R) <=3D> SWR1 Port 5 (DSD_L/R) + * WCD9395 RX Port 6 (HIFI_PCM_L/R) <=3D> SWR1 Port 9 (HIFI_PCM_L/R) + */ + qcom,rx-port-mapping =3D <1 2 3 4 5 9>; + }; +}; + +&swr2 { + status =3D "okay"; + + /* WCD9395 TX */ + wcd_tx: codec@0,3 { + compatible =3D "sdw20217010e00"; + reg =3D <0 3>; + + /* + * WCD9395 TX Port 1 (ADC1,2,3,4) <=3D> SWR2 Port 2 (TX SWR_INPU= T 0,1,2,3) + * WCD9395 TX Port 2 (ADC3,4 & DMIC0,1) <=3D> SWR2 Port 2 (TX SWR_INPU= T 0,1,2,3) + * WCD9395 TX Port 3 (DMIC0,1,2,3 & MBHC) <=3D> SWR2 Port 3 (TX SWR_INPU= T 4,5,6,7) + * WCD9395 TX Port 4 (DMIC4,5,6,7) <=3D> SWR2 Port 4 (TX SWR_INPU= T 8,9,10,11) + */ + qcom,tx-port-mapping =3D <2 2 3 4>; + }; +}; + &tlmm { gpio-reserved-ranges =3D <36 4>, /* NFC eSE SPI */ <74 1>, /* eSE */ <119 2>, /* SoCCP */ <144 4>; /* CXM UART */ =20 + spkr_0_sd_n_active: spkr-0-sd-n-active-state { + pins =3D "gpio76"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + + spkr_1_sd_n_active: spkr-1-sd-n-active-state { + pins =3D "gpio77"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + pcie0_default_state: pcie0-default-state { perst-n-pins { pins =3D "gpio102"; @@ -743,6 +962,13 @@ wake-n-pins { bias-pull-up; }; }; + + wcd_default: wcd-reset-n-active-state { + pins =3D "gpio161"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; }; =20 &uart7 { --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DB572BE7DD for ; Tue, 27 Jan 2026 08:34:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502863; cv=none; b=Mk/mYEdL5QvBPDL6dQ+Yvf/162gSPbe1/KDpR2TVK/zauxYz4Gj5MpRHMxOhITRovJXEku1OFybjWLpdfPAwJC6aY8WjNg0JqCWdbwXWZg+EEe/X0DK934JD+gNbYBkr2DgeOI7ZReSIXZHZrTws5NJDwYKBV7u6AvJ6X42CY7Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502863; c=relaxed/simple; bh=KgiYdQUqBakVJIDsBDjsOZR0inR5/J6rWADeDsWJ9x0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RnM743oqmRJA0WUQpsvafVe69Al7rxyDa4A/xYi8Dv5TWK7kLNmX+t/TcbrhKXuTUFGIo5ZWUCjnxEy4y+0oq4xq2pTIvF3iGG9/E5ZVVHUZiKfApB3jQT3I+lqzk2ijXcNuvRz+7kp6vUtXphaKM+UMyPYfBuFdq/zXPkrWBOk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=l3Gc44rv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=K8eTHert; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="l3Gc44rv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="K8eTHert" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4UNCb700433 for ; Tue, 27 Jan 2026 08:34:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8/flXcGJ6PdTOR/uXnaHxrWjBMccWTnyDBQYBWiZNiY=; b=l3Gc44rv7o3vzE5R ZGziYlXyJ5NBtTLj5HvgWESkOqa99lO3NFeEYk/8JgCmQmEzGTfdaV2Hk/r1Vl+w Acyg0o6ot5W1lkE7eOiQmmiZEQtABjEqfX9fnXypO/bqS32dhr53dWbvfK1dpyBz SACly4vSbcTgVG08y/lU72JQWal/tkmQRQgGqup/JVuXf6gG0mN5vO4qbqfH75QV lqY2LgirPpb8FyzktU9BvzsRR4NgpH8hO5b8NC4LSRl99OCdj2eVSpnZHml5tAR8 dRcwAL8NwfYEDlvORKzufgSAWjOAAnVbrKiEinAJBouzHtQbN2tf1Egz1/QOpaXu FbMs8g== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxew3t0a7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:20 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2b715b26fc3so7257448eec.1 for ; Tue, 27 Jan 2026 00:34:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502859; x=1770107659; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8/flXcGJ6PdTOR/uXnaHxrWjBMccWTnyDBQYBWiZNiY=; b=K8eTHertwv6DFEZt4TNexqYcgfrSBwXFmt5njlTEh+neBuOU8PPPAWRZxPIdlYLY0x kEXb7EFnKYNOudWIakN88isg57d7m3wLh7kMne2xOzj7TyvhRlZ7Kr/aAYnNaPgDnHrD zmmoN3qQRaIGtYAqT08nJhV5HuHyv0tQEx1894xibFIYGOLJM7ttHPyIs6mi78wKG75d 8XltQJwRWAH5LY69HiAeFRD7nUAjMgVnyjmqiDXz8jWQ8iTnCqemPKL9rWQwVC5Qo1j7 fVUwbvSpqPmFLI+tKVwtKw0MvHsVPrxdcUPVT43sSG1ocfOiX3EV/H+9e8WQ/tTVUhvI wnmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502859; x=1770107659; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=8/flXcGJ6PdTOR/uXnaHxrWjBMccWTnyDBQYBWiZNiY=; b=vSkW1d5QZW3Z1vx3eoH3TACHDFt22Old4fUKXvUJEdy+MaIFtGUmD5gMGUm5NPYnzB kVAuUmikWUCG/Zfks6Y6v1gvhBsE98pvwWbxQ4QgbLxnXuHdHC4zmDyOfzUB9C48xpan t+bN+NYTsosM0Vp0R+BfZRVw//dzL4pAyiIgor4Yk3707X8fStViP1PPApVmLLEjJ5Ro xx2aBMHaIidU4ycvdNRNSVuxztBH+IRN2EqxdBb0Od4zZiCU1cP6o9FswBT/ig0ODCgX 0/KSvNXmv6ozhGDzeRqQN8FSMyz17ToE1wOWx3jjrs6C10uHpeu8qYRf8EOswGXJ0jnp BJnA== X-Forwarded-Encrypted: i=1; AJvYcCUzbghhE3IjEtJR+LygXg6EgegiZIVH3tGxuK05zZmVlageg2z8LkkSIZPwd5oMPDiUSEKvmxl7WuGimF0=@vger.kernel.org X-Gm-Message-State: AOJu0Ywf5NjxMfAdnpO5GAL5xOwI4ylsH8efhFXJMwmd2oGGXhijugPy xNfqOFYuHmV5Z+7xIxKnDZQcUVJdXeJSmIo6r+hjXJ8B6h2vj4xDhM8e4FxefA8N24t6MaXawAk Qvwc3Ht0n/AaLrfU+3jiBmind7HV3azM1GBYYy9uTOi6Tk8CDuh6Hr+NIyE7dcmrOpzM= X-Gm-Gg: AZuq6aLvdhljEm6qm6fmKf3+V458Pl/nSKIYXP5TDwbX0zbhzpwubSjZRWG6a4B6Tn8 DmIL3+A1EN8g7R5VGchKo2zww3CjPehMsplfaCN+KiSwHE/Fr2ElOLrSDtT7gqDChNLkkr1SVoi lCC/mGCG7OPGWHtIc2kDP5kK9zWBMVdRQKG3lzYep+WTu2K1buCeDd6FGSC2sSeGBfvi8Ye7g5/ wdWLttNkaRpWaWrTnf8sMgYuvxrB4UZZVvDO7tMgiOMW/gY8Plk5dGYwf211A9Kg15RqQ/nZ0Q4 IHPwpd7A1HPE/XqcauZ6FGa3AhAtxXmfYFRf7K35W34piZDwv1zcVLD375Plshb9j/Z/qkLnDUc Rd7mtkVuGsNAPkQkGdmfxzPovYBTqncfgDGG0yDaPygiJW3NhR1M9Od24Vq9t X-Received: by 2002:a05:7022:321:b0:119:e56b:98ba with SMTP id a92af1059eb24-124a00c5160mr591582c88.33.1769502859368; Tue, 27 Jan 2026 00:34:19 -0800 (PST) X-Received: by 2002:a05:7022:321:b0:119:e56b:98ba with SMTP id a92af1059eb24-124a00c5160mr591569c88.33.1769502858809; Tue, 27 Jan 2026 00:34:18 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:18 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:06 -0800 Subject: [PATCH v4 09/10] arm64: dts: qcom: kaanapali: Add support for MM clock controllers for Kaanapali Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-9-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Taniya Das X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=4445; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=VPUBF2+O+sFRwBRhwUAJei7nq5athZS34ZhMbl4Ri/o=; b=tb0w3C0Ah6IyZDUNAus8OoFxoU2IngMKGRS7mqMm7JndTF/FQJHWfTwVLVbbxriye/WpLacWK 0KYFcJbr1RCDpigsO0z4H17a9I3RcxCByntIBh/89XNwkHWc01yo3tv X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-ORIG-GUID: vhi7BC01qI4hpzeLz7h7HPLtpiou5dYk X-Proofpoint-GUID: vhi7BC01qI4hpzeLz7h7HPLtpiou5dYk X-Authority-Analysis: v=2.4 cv=J8CnLQnS c=1 sm=1 tr=0 ts=6978788c cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=Y3HLYP14RHR0fgYgac8A:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX1RjNsvPcfOE4 9K4qNNVFw1B6ooEWsgv/s6/5pgZV2L8JJwLIsiaBtRAu2n+PAfJWS02k9MUUW06vXfEdwNDNrU8 VlnrkCuugFbRdqRChL7UIrugHQ9S3aR5KrlweaOaqRo5Me+yU2EHTWd2+EvV793jMA2qT7Qqrri 0QvdfsoR+4bKq9s98H3QsPPVVmKRk6yrKb1sobPROIBJ66Y0tZBH2GWTQMdJX7M7Vj3V+9AR9zz jBzURtaDftacvpycoyvCaiDY1p74qyFLpqmI7Jl1z5v0wWsgZXVEMGvIrW4+BYfD8BMRmlkeRw9 yzJJq4ThuLnSI8Xk+5rWoCKeRmfxo6PFMiQ5t7BIzij3JKxGyn6kCuvta4aQmQ5dihVaA0cOk8O FRVTRdzcuY3Gv7zh2MJjeSCAN9Z9IcATRH8eAkhCUWNfxoZO9O+xMO/bij4CU70jFOtTyvo9kKR lUeE0PdmQX3X+2HeIxA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Taniya Das Add the device nodes for the multimedia clock controllers (cambistmclkcc, camcc, dispcc, videocc, gpucc and gxclkctl). Signed-off-by: Taniya Das Signed-off-by: Jingyi Wang Reviewed-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 111 ++++++++++++++++++++++++++++= ++++ 1 file changed, 111 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 050d47691f5c..53e159a58768 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -3,7 +3,13 @@ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 +#include +#include +#include #include +#include +#include +#include #include #include #include @@ -1557,6 +1563,24 @@ aggre_noc: interconnect@16e0000 { <&rpmhcc RPMH_IPA_CLK>; }; =20 + cambistmclkcc: clock-controller@1760000 { + compatible =3D "qcom,kaanapali-cambistmclkcc"; + reg =3D <0x0 0x01760000 0x0 0x6000>; + + clocks =3D <&gcc GCC_CAM_BIST_MCLK_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + mmss_noc: interconnect@1780000 { compatible =3D "qcom,kaanapali-mmss-noc"; reg =3D <0x0 0x01780000 0x0 0x5b800>; @@ -2532,6 +2556,46 @@ tcsr: clock-controller@1fc0000 { #reset-cells =3D <1>; }; =20 + videocc: clock-controller@20f0000 { + compatible =3D "qcom,kaanapali-videocc"; + reg =3D <0x0 0x020f0000 0x0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_VIDEO_AHB_CLK>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + gxclkctl: clock-controller@3d64000 { + compatible =3D "qcom,kaanapali-gxclkctl"; + reg =3D <0x0 0x03d64000 0x0 0x6000>; + + power-domains =3D <&rpmhpd RPMHPD_GFX>, + <&rpmhpd RPMHPD_GMXC>, + <&gpucc GPU_CC_CX_GDSC>; + + #power-domain-cells =3D <1>; + }; + + gpucc: clock-controller@3d90000 { + compatible =3D "qcom,kaanapali-gpucc"; + reg =3D <0x0 0x03d90000 0x0 0x9800>; + + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_GPU_GPLL0_CLK_SRC>, + <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + remoteproc_adsp: remoteproc@6800000 { compatible =3D "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas"; reg =3D <0x0 0x06800000 0x0 0x10000>; @@ -3073,6 +3137,53 @@ opp-202000000 { }; }; =20 + camcc: clock-controller@956d000 { + compatible =3D "qcom,kaanapali-camcc"; + reg =3D <0x0 0x0956d000 0x0 0x80000>; + + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + dispcc: clock-controller@9ba2000 { + compatible =3D "qcom,kaanapali-dispcc"; + reg =3D <0x0 0x09ba2000 0x0 0x20000>; + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,kaanapali-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, --=20 2.25.1 From nobody Sun Feb 8 18:08:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED5912C0296 for ; Tue, 27 Jan 2026 08:34:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502865; cv=none; b=psKq0uNZkkBNzPU9g9VYXBogNEK5SuJnQ1pGRO4oWzXt2oWm8smjmoVZJ8ZJHo4ZZJ9lQbWN26VEYk2BkQme0Bv+NAhneIju27XJ37Sk4jihQ+LgB4aO7HGLdT+tjqbehFSUpHcxUh4Tb/Z0lway+xVvLk5Is3PorovHsnbcNuw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769502865; c=relaxed/simple; bh=r2hHl0BjCYK85CXM9jjubu6UCLnsCKW6S6Wpdp0/dwA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pVQ9meMIeemDw9yFeazLJsITiEYvFYB0oVhJ0QS6Xsks6N581BpsSTDggZttGX3yn68VjyldQNnLmROooElQX3GTQbHVFg23pygJHCP+2hcm4YyXbxYnywRjTJTGwqpAGkFMUDEYd3RVwGuXmc3aWbQjR6NZo1QymFBrQUGja4E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=izWPlrT1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=etoaIHfe; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="izWPlrT1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="etoaIHfe" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 60R4U0fA3857558 for ; Tue, 27 Jan 2026 08:34:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ZF0UqSDEDidBomRoEe0j4fTp1VN0V99nqY+NyPVNW/Q=; b=izWPlrT1Zvw4WysL dIPFAEFob+AZAktTnf8byqX2HjXjB4QeCIdOJrhFsJEIHg0sU8iELZ9c8YOtNiP6 jPp1RilSFMC4V+xBlprSaaV+2r9N1SuGtlPhhPkD9hVOn4hj7I00l+O+pSWCATHm eIZg0gpSOUgG99hvYMMQk7SUkxscOE4zRG6teGEKnz0AcNNUV2yURwSy5jWf47hJ VQdt/f/M0bp/jGlqkMZ7ZmujHkwiZmq86XgN6KJzUO7/gdaS3jGIWhdLG/OvR85h lG94avpVeLZ01SgbR8tBgPWP6Z3mtM2ZUA/FshpI5kzPZV0HNq0SkT0X3zM9vINF JMbdNg== Received: from mail-dl1-f71.google.com (mail-dl1-f71.google.com [74.125.82.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4bxffs1x2q-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 27 Jan 2026 08:34:21 +0000 (GMT) Received: by mail-dl1-f71.google.com with SMTP id a92af1059eb24-124a38e8980so202958c88.0 for ; Tue, 27 Jan 2026 00:34:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1769502861; x=1770107661; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZF0UqSDEDidBomRoEe0j4fTp1VN0V99nqY+NyPVNW/Q=; b=etoaIHfecA2MR1Nljb1NwVjArn/3SEZha6ZxYj8nVF9PwoIar8Cpp3HIbfcqmGQ/W5 6zzPWEUZl3kxBC1+g2lzezPqjDHI6CopYMZl9yxEAFQexyWMl2TxP3yNvPuZyXg5vaz8 QvHzMzChVjHeCUa6/s4TlZhUKH4QD/Fro4Hfr2FfGpBz1uAiZXT8XYcwqE0oId1wjVm1 L59G86TxXWe+1Yor1sI4/vbqYGUBnNyDOFwIruhmF8n1wLGWXx//5pWGQ79gTmJK2Tg1 yJQrEttxM14hklItDwn7YSFlGVp+qVj/QeSkpiYGrmSg37Yw3nB4sOBZnoHK16rfq2sT /bvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769502861; x=1770107661; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ZF0UqSDEDidBomRoEe0j4fTp1VN0V99nqY+NyPVNW/Q=; b=YvnPfD/h2ZxPAXmNeq1ZjXpf+5XsRZBN5C7e5EzrUDjG+4Z4JEyxt4IYh1pAImSC1z 1abc3Q9acw+8iZsySS7nvOgJcdB3MoAdBskXhYy/eOV0yQk+G7FC0/1C7CSCM234raYJ fynQMK0ngTkddX5UejHzgUXNK6p9CTWaKzp2pvvgDrV19WHtL6inhbXwPDlabDsW1o36 51NfiW5Sw77ERgvcqkdQ/5yvN+OPtfkCPZ4+zRMP3t7QfQ5LgkDgrm3Zc7bC69dtj5wW Up5J9F0VY3uFVzuU72TDfVBschOOBxEqJN8o6A3Xi7HBhdTm3RGAcuQtXDa/T2tH/HnE 0wLQ== X-Forwarded-Encrypted: i=1; AJvYcCV00C7Z444qRxqcFm0GKQPOxP69XxKfCoLhCn7JBZ329zm8x0nvpU/ob2pV/gVPR7MQi5avhuWL0QhFCzc=@vger.kernel.org X-Gm-Message-State: AOJu0YxlQKLBcvhQP9HXSL5jjALPPND2mOKrVo2qHVc9BNES7YcmhudT rQhJR7AuKbdNqPuWxw8PR1V5qmH4/TjXzzcN4pRp6BNz1B20V3dwOawuPwNmEdax9GgnFDOTM1Z 81t5Q6I1JHYa/gtDw9svwrnZ7CIvMm0ky/OpK2n+bhuOoU4YmmgFZ/19Q7v2Q9N746+hIzgqQXA H7pwMc X-Gm-Gg: AZuq6aJY6HuUZUy4FKud/H1OyPb7xGBZkXTELH6dWtJFaRaIDJDf/eFHJVxarU64KYc jQKmGgMtssncJYsvwFBRIueFc5WvKzYSd60mY+GsKJqgnuOIeF1FqyLU8rdTZzw5aUoN6sgIbVK ELu+phydZi1yxTlX70gjTWIy9KpQqKg0x5Xlzv28ZcJLiOs1PPxxXv1YqAjBWlPOLI5rxBGXrtk Z8pZiJr9RsmwYhEaenXvl67DT9NrMioXjlEViaaDg3Byb2BYVHdyY7cpyzZkuziL5Fv3fb8uER5 uQIkCxwQQbxJy71UixZ+auKKvGyFH4tXYfJbWSfSKhaxy/2D+Rnq3SWSYTS0/QnUzXtACN4P/WA Omi+BWS/HsOU+mbvYhMd2wejy43spZfzjco4Yh8Q0yx0L/Rv2UEuan2iKUg5M X-Received: by 2002:a05:7022:1a83:b0:121:9f05:7d6e with SMTP id a92af1059eb24-124a00e8aaamr553895c88.43.1769502860598; Tue, 27 Jan 2026 00:34:20 -0800 (PST) X-Received: by 2002:a05:7022:1a83:b0:121:9f05:7d6e with SMTP id a92af1059eb24-124a00e8aaamr553874c88.43.1769502860031; Tue, 27 Jan 2026 00:34:20 -0800 (PST) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1247d90cda6sm21064235c88.1.2026.01.27.00.34.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 00:34:19 -0800 (PST) From: Jingyi Wang Date: Tue, 27 Jan 2026 00:34:07 -0800 Subject: [PATCH v4 10/10] arm64: defconfig: Enable Kaanapali clock controllers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260127-knp-dts-misc-v4-10-02723207a450@oss.qualcomm.com> References: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> In-Reply-To: <20260127-knp-dts-misc-v4-0-02723207a450@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , 20260114-knp-remoteproc-v4-0-fcf0b04d01af@oss.qualcomm.com, Taniya Das X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1769502846; l=994; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=W2s1aaxDJAQbl+dVc+eFxjzAccn2ya5EYJntZUPLJOA=; b=1k/9iyJV/Cp3UUZYpUjYUTn0x+mtarnbIiIOrRYJMwAh6osCfeJakm1OIM4KdCSLtXQHH4BOn EuU9nkZWGf5DBe7cYtmMNMkA+g8J/hyhFzXZfCB2S07r/FCxEQQzgyZ X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-GUID: pqraisDJ2JMIwAQdUPoRnKSgdR647XgE X-Authority-Analysis: v=2.4 cv=YpcChoYX c=1 sm=1 tr=0 ts=6978788d cx=c_pps a=JYo30EpNSr/tUYqK9jHPoA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=vUbySO9Y5rIA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=hvWDQT85v1CTPbyC7zMA:9 a=QEXdDO2ut3YA:10 a=Fk4IpSoW4aLDllm1B1p-:22 X-Proofpoint-ORIG-GUID: pqraisDJ2JMIwAQdUPoRnKSgdR647XgE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTI3MDA2OSBTYWx0ZWRfX32FogcdhcTcN iH6l691uQrLqbsj0AGXeB0HC8nGwclVEzZasT+uuqGl5yej1eDOpcSJJURgiiRuAR3bM4HVRYLm j0sSudEjzsKkcBAhCV6kQvhOIM9NhCLiB8A3d9q10i/xo65VbucRt7Z2IoPxST83aNmJtxvSwie MsDhb8actUUDTkABbNERYaWGR/hb7wCrwAX9GV8Ngpmxnjl1WD9Ewip8E3/Pma/APYdv1VdVvpH yzq9nyTm1N5GDl0BLOgNj70HSQFzW1+cWh7/NrBGbS91YBOW60xM3S3voKJKT7MX1dQMioB4aIJ C0UwpDFju09nlHzeiX5ISbWTKM7SKvoLcQ5kigXTWFtwC7PP62kIS7CMjmiPYMANfbWRkyH8ReZ vWblmkYdG+t/qErIGQ91AFviBF9evvSF8GYDpoIfwTNE4wlDFO1rmcF6DCzwC/0/XmBh1zi/Met D5lD8a/FCSLKGOXr7tw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.20,FMLib:17.12.100.49 definitions=2026-01-27_01,2026-01-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 phishscore=0 impostorscore=0 suspectscore=0 spamscore=0 malwarescore=0 bulkscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2601270069 From: Taniya Das Enable the Kaanapali display, video, camera and gpu clock controller for their respective functionalities on the Qualcomm Kaanapali QRD and MTP boards. Signed-off-by: Taniya Das Signed-off-by: Jingyi Wang --- arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 7a6d7e70d383..66ba440d0123 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1454,8 +1454,12 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=3Dy CONFIG_COMMON_CLK_MT8192_VDECSYS=3Dy CONFIG_COMMON_CLK_MT8192_VENCSYS=3Dy CONFIG_COMMON_CLK_QCOM=3Dy +CONFIG_CLK_KAANAPALI_CAMCC=3Dm +CONFIG_CLK_KAANAPALI_DISPCC=3Dm CONFIG_CLK_KAANAPALI_GCC=3Dy +CONFIG_CLK_KAANAPALI_GPUCC=3Dm CONFIG_CLK_KAANAPALI_TCSRCC=3Dm +CONFIG_CLK_KAANAPALI_VIDEOCC=3Dm CONFIG_CLK_X1E80100_CAMCC=3Dm CONFIG_CLK_X1E80100_DISPCC=3Dm CONFIG_CLK_X1E80100_GCC=3Dy --=20 2.25.1