From nobody Mon Feb 9 14:38:36 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52BA0318EFC for ; Sun, 25 Jan 2026 13:13:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769346826; cv=none; b=VhAHhPIbgI67sWCaBIazCSPtD3baSNLDPJJ6bHLpgADPn+ldPALraTelFNJy6W+INrXtDCGxvRsnLanRmvztN7ObKks+CqLcobvbDQhYoAM9yOTzAtWGP3IPikEQnheAcJrGoxrNVMrrZAzpBIM9Hk2LejcUPyIr8I1r+vA+9Uc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769346826; c=relaxed/simple; bh=pl7a8m44c7raz4iD6niOckVE+VyRqINgt5taoKr6vy4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QuCUag7E/6FsUEIVfiLBrP2KMong4EmDV+9G/+NAxPlL5BkZyfl5kXA0nfrRfnE/mDV2raSlwK4KAb8KvqTGMA/F9N0HXVTmw4h/xAQzDn1m+tAy7MTw8QZOd3q/QDReVcsBUqh52JxzR9Ea2eyZRfxggnAwrH8f1eY7V4ODdtQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZYxACsjf; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZYxACsjf" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-47ee76e8656so53479435e9.0 for ; Sun, 25 Jan 2026 05:13:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769346824; x=1769951624; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wk9/KUnsa8pc3YOrwEPZ2UDRNz9c/Z03foaMd/NJjKQ=; b=ZYxACsjf29Tom6QOH/VsVpOwY++q6tqHap2B2T5nU4KpkvXQUo56CeK8Aa26Ivc4bF xckDBLXd4A/mYpgrh/3YCI45s4TZPt6xjjiOccpuucIG1B7XZG+Ue2RNMM6ABq8WF0+D ET8Q+QDl0zfNFdaflNIt/Y2fG3LixY21KfyR3aum6rcpIoCx0NthVjjPxxjmoxmGieNM w5LbjrxkWBBXKh8Hms6LYdwphK/kkXHWwfW0fXALmjXLpCq9xnyqSDbhb8tlsvK3mhUR 8Jyuhihu89KoutoKPvOSEaYwnSvwnd8Lc3nK5NCheAeiCy73n1UqldSggRyMJcay0hzO jchA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769346824; x=1769951624; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=wk9/KUnsa8pc3YOrwEPZ2UDRNz9c/Z03foaMd/NJjKQ=; b=i0LNY/1gP9AEJqt1fSA8351ye4ApW6APoQwFf7gmrPFUA4I4xpJIT0reI8UOxRJu2N cRzfZhgjnWeAfPvH8eNgzp3S2siLp0uHt13XhF8BuOcXUJOOaD/BQJljdFwXYW7ynwm2 +EfZNY/pRgYHic8/rM/mXKknvUTOATYLW2KMSWq+Nsj4ACn2D4a0TwgQ9D993yT1BPyb i/SfC1VxZRb3MDwasMfa6iBlwOhG3VT+tAWAulm3ymAS74M6VENj9DKVWejpmqFXsA4H KZNZS90F3ZTSHnZG797vvAOnVrpe87vL0TMvMGvacG7jsrh0uJNdYmOcfFgcudW4DMOp fSfg== X-Forwarded-Encrypted: i=1; AJvYcCVUu8qtZpvn3aTJgTIAdv2g4W1/Yuw64FIbiDFXgMkzzzLofC8mmvmwKyAb+ehZ81s25Tx/ywD4VQGGS2w=@vger.kernel.org X-Gm-Message-State: AOJu0YyhCuvAFO1o1Iyblzw8j3ASLhT9JagUoOZGNaHkdH2oORl6PgTt byUQDGDs8CBkb+V7/cadhvJ8NPrNLKyHhqnGDcgjcEWcTsiPCAu5tUxl X-Gm-Gg: AZuq6aJ2fiiGiHljjUZfSo8h46/ebLj98SIilBLiYiRNSC2HgPUOSXlIgrfCQx8kllq sTaG8Ow3UGZOWZbYAMm9meMlf9K+oKdZ3fP8L/Y2MNTEkWYbyGvdGwZbXPBF+vQNYduMz8o16Np 8k91AXHBsrsZpuI1MtPVEcvus7nDnh/ch/zSp5Vnu704ME3rUY5KwczUpD6yIcdNl9Iu7OCA0bX zieWStuYrbLSfEYXXBCPGNdbvMgoJ/SAKfYuILHyfvUAQnvxvRWoisa9Is3+WQBAD7vxS/JWp6R GK0AarFq0f4hYWnaFBoko4LJA8BulhLBT8DBPdbNgt7BOrJ63zV7bj7VIURDq5sN4jxuYXUanf3 iFtLBH1nyqJD8Z84+EZOIzHQ5ZUWEmHWFUw8NS18Dsl7jD4nvVVyJdPgqa1GCyidZtXJrR1Rc70 FJ X-Received: by 2002:a05:6000:240b:b0:432:da3b:5949 with SMTP id ffacd0b85a97d-435ca0704fdmr2320057f8f.21.1769346823610; Sun, 25 Jan 2026 05:13:43 -0800 (PST) Received: from xeon ([188.163.112.49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435b1c24a8asm21958244f8f.12.2026.01.25.05.13.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 Jan 2026 05:13:43 -0800 (PST) From: Svyatoslav Ryhel To: Thierry Reding , Mikko Perttunen , David Airlie , Simona Vetter , Jonathan Hunter , Diogo Ivo , Svyatoslav Ryhel Cc: dri-devel@lists.freedesktop.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/2] gpu/drm: tegra: dsi: re-add clear enable register if DSI was powered by bootloader Date: Sun, 25 Jan 2026 15:13:23 +0200 Message-ID: <20260125131323.45108-3-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260125131323.45108-1-clamor95@gmail.com> References: <20260125131323.45108-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Original commit b22fd0b9639e ("drm/tegra: dsi: Clear enable register if powered by bootloader") was added to address the issue of DSI being in an unknown state after the bootloader, ensuring correct panel configuration. This worked fairly well under the assumption that the bootloader had set up DSI; however, in cases where it did not, the device would hang because a DSI read was called before the DSI hardware was ready. Removing this workaround results in the issue described in the original fix: the panel initialization sequence fails and the panel gets stuck in an undefined state. This is especially noticeable with command mode panels In order to properly address this issue, the original workaround is restored and placed after the DSI hardware is prepared for R/W operations. This fixes behavior for both cases: where DSI is set by the bootloader and where DSI is untouched. I have tested this change on Tegra20 (Motorola Atrix 4G), Tegra114 (NVIDIA Tegra Note 7 and ASUS Transformer Pad TF701T), and Tegra124 (Xiaomi Mi Pad) with U-Boot, using both bootloader-initialized DSI and untouched DSI. Fixes: b22fd0b9639e ("drm/tegra: dsi: Clear enable register if powered by b= ootloader") Fixes: 660b299bed2a ("Revert "drm/tegra: dsi: Clear enable register if powe= red by bootloader"") Signed-off-by: Svyatoslav Ryhel --- drivers/gpu/drm/tegra/dsi.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/gpu/drm/tegra/dsi.c b/drivers/gpu/drm/tegra/dsi.c index ebc78dceaee6..e499822b6030 100644 --- a/drivers/gpu/drm/tegra/dsi.c +++ b/drivers/gpu/drm/tegra/dsi.c @@ -934,6 +934,15 @@ static void tegra_dsi_encoder_enable(struct drm_encode= r *encoder) return; } =20 + /* If the bootloader enabled DSI it needs to be disabled + * in order for the panel initialization commands to be + * properly sent. + */ + value =3D tegra_dsi_readl(dsi, DSI_POWER_CONTROL); + + if (value & DSI_POWER_CONTROL_ENABLE) + tegra_dsi_disable(dsi); + state =3D tegra_dsi_get_state(dsi); =20 tegra_dsi_set_timeout(dsi, state->bclk, state->vrefresh); --=20 2.51.0