From nobody Mon Feb 9 12:02:04 2026 Received: from mail-m49194.qiye.163.com (mail-m49194.qiye.163.com [45.254.49.194]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7447B2765C4; Fri, 23 Jan 2026 09:54:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=45.254.49.194 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769162055; cv=none; b=YiGr/okVs37CVA2ebjYRBBDU1TD4IwMSaOK4Ilsqz6MpSL2/Jpaw35MXB3ylDatTHi96W5OmmVWRSSpDdDq/xP8VmgT9o6DIDYyUXJ7F6rPl7QhbZ5o6TSz39I4af6YCokb649S5xXlsvIz0W6gr1q5KxYpTxJPmcVyE6KunGPc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769162055; c=relaxed/simple; bh=iHQBjZ5Gb/Jns1ArefGi3RDRBTKcOLhp+AkcU7Ofczo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lg1blr+Xqy0Gp2mqezksZL0fZy4Fggh+LJ9j+Y0gk374UWnQaIpmatUWjXmh8HjaR0Rlo0SVVcyr1Id7mItFYYFMYxjVKhNU5CIt7//Ue6GOhhZBja8uBXv02NssKKsuPJd+2JXxtBffYzSgVvcq+G+mTv3Yl8IvlbHMB3kfiDM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=thundersoft.com; spf=pass smtp.mailfrom=thundersoft.com; dkim=pass (1024-bit key) header.d=thundersoft.com header.i=@thundersoft.com header.b=jUSBDXCn; arc=none smtp.client-ip=45.254.49.194 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=thundersoft.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=thundersoft.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=thundersoft.com header.i=@thundersoft.com header.b="jUSBDXCn" Received: from albert-OptiPlex-7080.. (unknown [112.65.126.162]) by smtp.qiye.163.com (Hmail) with ESMTP id 31bc9a76c; Fri, 23 Jan 2026 17:53:54 +0800 (GMT+08:00) From: Albert Yang To: Ulf Hansson , Adrian Hunter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ge Gordon , Arnd Bergmann Cc: BST Linux Kernel Upstream Group , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Albert Yang Subject: [PATCH v5 4/6] arm64: dts: bst: enable eMMC controller in C1200 CDCU1.0 board Date: Fri, 23 Jan 2026 17:53:40 +0800 Message-ID: <20260123095342.272505-5-yangzh0906@thundersoft.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260123095342.272505-1-yangzh0906@thundersoft.com> References: <20260123095342.272505-1-yangzh0906@thundersoft.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-HM-Tid: 0a9bea464d4809cckunm2b675df11c3db7 X-HM-MType: 1 X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly tZV1koWUFITzdXWS1ZQUlXWQ8JGhUIEh9ZQVkZHU9DVkgeSBlITE1PGRkZGFYVFAkWGhdVEwETFh oSFyQUDg9ZV1kYEgtZQVlKSklVTU5VSklNVUpNSVlXWRYaDxIVHRRZQVlPS0hVSktJT09PSFVKS0 tVSkJLS1kG DKIM-Signature: a=rsa-sha256; b=jUSBDXCnvNboLFq2omwmkLk/GN46p2EVluS/JEV4xJatrXsXB7ADBPcrm3KueNFYMFuFU9z9/8II9X9V9EJD+4a4wX3/WWM4S+6lI3WdrlqWh1/ppKQgHcy+GZKm/5g7BeXweLBpm4s4D4pAxy12AI0Tb/wX+JKb08FFRi/KBUg=; c=relaxed/relaxed; s=default; d=thundersoft.com; v=1; bh=L+fRucl20FdKOFHwR98xnMI2CpradJDFDcAG3Cugf9A=; h=date:mime-version:subject:message-id:from; Content-Type: text/plain; charset="utf-8" Add eMMC controller support to the BST C1200 device tree: - bstc1200.dtsi: Add mmc0 node for the DWCMSHC SDHCI controller with basic configuration (disabled by default) - bstc1200.dtsi: Add fixed clock definition for MMC controller - bstc1200-cdcu1.0-adas_4c2g.dts: Enable mmc0 with board-specific configuration including 8-bit bus width and reserved SRAM buffer The bounce buffer in reserved SRAM addresses hardware constraints where the eMMC controller cannot access main system memory through SMMU due to a hardware bug, and all DRAM is located outside the 4GB boundary. Signed-off-by: Albert Yang --- Changes for v5: - Split from platform series per Arnd's feedback Changes for v4: - Change compatible to bst,c1200-sdhci - Move bus-width and non-removable to board dts Changes for v3: - Split defconfig into dedicated patch Changes for v2: - Reorganize memory map, standardize interrupt definitions --- .../dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts | 19 +++++++++++++++++++ arch/arm64/boot/dts/bst/bstc1200.dtsi | 18 ++++++++++++++++++ 2 files changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts b/arch/= arm64/boot/dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts index 5eb9ef369d8c..178ad4bf4f0a 100644 --- a/arch/arm64/boot/dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts +++ b/arch/arm64/boot/dts/bst/bstc1200-cdcu1.0-adas_4c2g.dts @@ -17,6 +17,25 @@ memory@810000000 { <0x8 0xc0000000 0x1 0x0>, <0xc 0x00000000 0x0 0x40000000>; }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + mmc0_reserved: mmc0-reserved@5160000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x0 0x5160000 0x0 0x10000>; + no-map; + }; + }; +}; + +&mmc0 { + bus-width =3D <8>; + memory-region =3D <&mmc0_reserved>; + non-removable; + status =3D "okay"; }; =20 &uart0 { diff --git a/arch/arm64/boot/dts/bst/bstc1200.dtsi b/arch/arm64/boot/dts/bs= t/bstc1200.dtsi index dd13c6bfc3c8..9660d8396e27 100644 --- a/arch/arm64/boot/dts/bst/bstc1200.dtsi +++ b/arch/arm64/boot/dts/bst/bstc1200.dtsi @@ -7,6 +7,12 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + clk_mmc: clock-4000000 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <4000000>; + }; + cpus { #address-cells =3D <1>; #size-cells =3D <0>; @@ -72,6 +78,18 @@ uart0: serial@20008000 { status =3D "disabled"; }; =20 + mmc0: mmc@22200000 { + compatible =3D "bst,c1200-sdhci"; + reg =3D <0x0 0x22200000 0x0 0x1000>, + <0x0 0x23006000 0x0 0x1000>; + clocks =3D <&clk_mmc>; + clock-names =3D "core"; + dma-coherent; + interrupts =3D ; + max-frequency =3D <200000000>; + status =3D "disabled"; + }; + gic: interrupt-controller@32800000 { compatible =3D "arm,gic-v3"; reg =3D <0x0 0x32800000 0x0 0x10000>, --=20 2.43.0