From nobody Sun Feb 8 18:48:27 2026 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A62DA34AAE3 for ; Thu, 22 Jan 2026 17:54:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769104474; cv=none; b=o9T9HZdErLj77mGekIsJU2vfARWHeYV2hxLEj2PE8D04OnURYsOs21iXIr7pwEVCrS+wXvmXglwAV+BL/62uqk5c66og/QpnDsndXxm3Ec308M8PdtQmNwRukNMFHxXOxfRzP2np04OouEPnAj+tsn8LxaPMpbzxjz2E5JlKGGA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769104474; c=relaxed/simple; bh=0crRmPwSiMEOVOi28jVt9hbp1foFHnuqbD2Zs4kEBXA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=anDaSkAFmUYvZf3IVMwwsu31MMJuP9e11TD9sUIoio/uBtJJysADFVE+mkcKuvNDK/wswT45KNOOiUvnMf4OmNuGjXuMAoYlXNNxdrmHjDfT+EfJUShvDvoDhvov0keF+DstsWCtRMoP6oHggHOcyixRkmddrUJrahnrg11+tWk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=B6SbVQ+k; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="B6SbVQ+k" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-2a09d981507so8810095ad.1 for ; Thu, 22 Jan 2026 09:54:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769104467; x=1769709267; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PcWylPv8TJyXsVhSrUUC23A8HhbSPg4cc6ltX4FBb+c=; b=B6SbVQ+kdpCkVJSdX3CI2LKDrP0so+a4UxoSQiTx9fWnizFXHgFOWfH+HLePWx39ax qRehUHtGl4E1o1QJAPNilAvRYFxbqF2Xfoe+nfFeFMJZEgAtdQjqEtKDgeZ37bFkKo9D TUo5yKDjDZjarBM1TqnBeO+6PBpc7Hk/3p0h7hHGDplNHVPWMKfsiwgiCzyVo9qEwAdi v8slS2wVcMvSbhQ6AArFla0YYF6c/cJ2GvPvRUKrbmAEPPuaEfh15FRZo+BoeDUGi9mT Sxz8YfAvxj4GFrVhsdEIElbA7a7REv/OtTI5QaJx6JsUZ5t89mt7ewS9hpzRPf5lRTZy 1PIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769104467; x=1769709267; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=PcWylPv8TJyXsVhSrUUC23A8HhbSPg4cc6ltX4FBb+c=; b=DIcwO3Q+V3IxfgHYSaraJbIv9dpT7KGXYTn6FajVy9Kbr7A5LaItv5+rrAsS3GuT6t m0KlTseCHnkOpRfIMfUEGExpuZILfZTdVAE/I1xF5rIBQPlkbkU7bHzmexGzGk4R+b1c XXvUrWXRX6/sJI3ix/ogoxp2osj3e4jFeE6EOmH4z5+XMhE0f6j8DRMSAHJMCdzHk7k6 bTE8JYHeKyF4hQRBLyfZsN5cJfVZjaI5kDESfdsRRnIhOW7OlxC4aJKrfEXVU2nDCc54 3SGn38TF42ej2lXYN8IpwVS480G6Kpx2eFoWnlFRMbGMuEjUxeVbtiO2AO/oW8ZehXKB 77ig== X-Forwarded-Encrypted: i=1; AJvYcCVQnoWcy1mdemgO6CsEZUK8Mbw98biBTeMbZImopgHeStDUr+LRXnRIsC71Yv+evp/WUVgTRNkqFDuIbr0=@vger.kernel.org X-Gm-Message-State: AOJu0YxrCwAwtpABeX3NmwobvYI0G+ausO+5vuNfVZbzmmh0KqIm4HeM 3JKlkOzmuW9XIu0oN2VumsF7w7pHB02Q9lhppVt/Rp/lbf+f4maf2VdN3qCjMA== X-Gm-Gg: AZuq6aJvlgIL7dfpaAyLR/ImMCfPWBFDZ6yNNsRBfHlDViYjH/EoF/9OIM0GB/khIGm 2q5RIaYjOwtFPVqbrtRQHRyCssjaREpS340RWb1hJS0ir5bBbVDRYhBKvv3E2+bnT/AvvjwK8HP 9KCKsw8FjA9Hp9JOf1jM1SwSlj+6s652dhxdlH2T2kKYr9CLTb/QJ+7IfIhF4uK9BHWZvO0ptQG qkrXYNycE55t1NmMA2WwCniEo+ZKqPZ2vpDg95HJ08aKfZsfxsGakmjDIBLk5Qe+8vFVXLqg3pt kYA/kdAzWgzsfqc5nvHTD37GRBm+PCQcJ+fCwKy/9ZZTvBexXbsQDEvAxuvVM7eERUXONgWLYfs d+EZp5X+4ZmQrkmMaUHwSpoko8aWKQ0GRzGg5wowekIcuz6A6jk9p4lSTBSZ3DgAvKRLaUO8gjc diPQdQUqVgbEQ3esJJTxemU3Ed78BmRSDpaQ== X-Received: by 2002:a17:902:f641:b0:295:28a4:f0c6 with SMTP id d9443c01a7336-2a7fe41e16emr2855545ad.0.1769104467221; Thu, 22 Jan 2026 09:54:27 -0800 (PST) Received: from Black-Pearl.localdomain ([115.99.251.203]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2a7190eee4fsm187745195ad.42.2026.01.22.09.54.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Jan 2026 09:54:26 -0800 (PST) From: Charan Pedumuru Date: Thu, 22 Jan 2026 17:52:57 +0000 Subject: [PATCH v3 1/3] arm: dts: ti: omap: align node patterns with established convention Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260122-ti-phy-v3-1-751619729433@gmail.com> References: <20260122-ti-phy-v3-0-751619729433@gmail.com> In-Reply-To: <20260122-ti-phy-v3-0-751619729433@gmail.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kishon Vijay Abraham I , Aaro Koskinen , Andreas Kemnade , Kevin Hilman , Roger Quadros , Tony Lindgren , Roger Quadros Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Update OMAP DTS node patterns to match established conventions. Signed-off-by: Charan Pedumuru --- arch/arm/boot/dts/ti/omap/dra7-l4.dtsi | 4 ++-- arch/arm/boot/dts/ti/omap/omap4-l4.dtsi | 4 ++-- arch/arm/boot/dts/ti/omap/omap5-l4.dtsi | 2 +- 3 files changed, 5 insertions(+), 5 deletions(-) diff --git a/arch/arm/boot/dts/ti/omap/dra7-l4.dtsi b/arch/arm/boot/dts/ti/= omap/dra7-l4.dtsi index c9282f57ffa5..ed206eb84d02 100644 --- a/arch/arm/boot/dts/ti/omap/dra7-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/dra7-l4.dtsi @@ -328,7 +328,7 @@ ocp2scp@0 { ranges =3D <0 0 0x8000>; reg =3D <0x0 0x20>; =20 - pcie1_phy: pciephy@4000 { + pcie1_phy: pcie-phy@4000 { compatible =3D "ti,phy-pipe3-pcie"; reg =3D <0x4000 0x80>, /* phy_rx */ <0x4400 0x64>; /* phy_tx */ @@ -348,7 +348,7 @@ pcie1_phy: pciephy@4000 { #phy-cells =3D <0>; }; =20 - pcie2_phy: pciephy@5000 { + pcie2_phy: pcie-phy@5000 { compatible =3D "ti,phy-pipe3-pcie"; reg =3D <0x5000 0x80>, /* phy_rx */ <0x5400 0x64>; /* phy_tx */ diff --git a/arch/arm/boot/dts/ti/omap/omap4-l4.dtsi b/arch/arm/boot/dts/ti= /omap/omap4-l4.dtsi index 4ee53dfb71b4..d8b16cbe6c35 100644 --- a/arch/arm/boot/dts/ti/omap/omap4-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/omap4-l4.dtsi @@ -72,13 +72,13 @@ scm_conf: scm_conf@0 { #size-cells =3D <1>; }; =20 - omap_control_usb2phy: control-phy@300 { + omap_control_usb2phy: phy@300 { compatible =3D "ti,control-phy-usb2"; reg =3D <0x300 0x4>; reg-names =3D "power"; }; =20 - omap_control_usbotg: control-phy@33c { + omap_control_usbotg: phy@33c { compatible =3D "ti,control-phy-otghs"; reg =3D <0x33c 0x4>; reg-names =3D "otghs_control"; diff --git a/arch/arm/boot/dts/ti/omap/omap5-l4.dtsi b/arch/arm/boot/dts/ti= /omap/omap5-l4.dtsi index 9f6100c7c34d..5c94db589dd1 100644 --- a/arch/arm/boot/dts/ti/omap/omap5-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/omap5-l4.dtsi @@ -472,7 +472,7 @@ usb2_phy: usb2phy@4000 { #phy-cells =3D <0>; }; =20 - usb3_phy: usb3phy@4400 { + usb3_phy: usb3-phy@4400 { compatible =3D "ti,omap-usb3"; reg =3D <0x4400 0x80>, <0x4800 0x64>, --=20 2.52.0 From nobody Sun Feb 8 18:48:27 2026 Received: from mail-pl1-f179.google.com (mail-pl1-f179.google.com [209.85.214.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 10B2535A92F for ; Thu, 22 Jan 2026 17:54:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769104478; cv=none; b=sXIbAB4n2RRSrA8oyd+ZXmgpdkCZkx/5yR7x3ju4ilWwgMiE6tb48FYiIHMui0Ru2CTvjZAT+St+fFzBedXpRL6Z82FFRWdgTrQI+qBvYZKcFeruSFVAXdlcwHFzjQ3aMDSTVp2sDN/1QYsp/6tWbMRGqM00tkLFT2MvWXUtb3w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769104478; c=relaxed/simple; bh=n7boxvUn3Yk1HQ2wGXunhG0eYxqe8LzA2OtLvcsbp2I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kzmUgTI1JZ2twPZaUIbcn2D9Jvo0jXHoRE0TFv7PJ+plcVns4JMz6sJQu4rXjOSDCfIK+hUdDOUmxLIwbFBETZq+M5RV9Zodld0kk7ndf61H4nUvpvUopAyJPeXZsEMR80jbfEAzQ/u5ZeEF3uULr8o5fgFHPwQcwJFUaNt/gjQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Qn7KaNm8; arc=none smtp.client-ip=209.85.214.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Qn7KaNm8" Received: by mail-pl1-f179.google.com with SMTP id d9443c01a7336-2a7aa9efc55so8602155ad.1 for ; Thu, 22 Jan 2026 09:54:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769104472; x=1769709272; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Hr9aR0CWSK1c9Om5bLkEGlAjVnpQPsFLIXPSY4tyYVs=; b=Qn7KaNm8VIZXlIYcsDtG7rOZ6AE2R997Tg7CtlwNtDFTBz1TpWkSiTGUev/YqyEVYL 7VmpFHB4bjGG68pgeNVfByeBk95gAyoqhfZ0Zy4BrTjF+jjfRP6XGTDYo+V4/NOdpDIn eZCjYE1ZsWayd8B4udRT+Ls7xQwhnkqltq2vs7jN7X06CYy+lSKWhIj/CNBtigX2+7E+ QuSKERsNbOgHkgETFe1NymhJm8uTBt0W0zNwUL/4OgGC2yOIokES8fBqA4YkMG1vm72i oQdyc2YHkK6I8D2UK/na7vyZFECu6cC1u8JIIwKuwPEPjGdfkuTw/S9jLzSyh+BGdtmm Gizg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769104472; x=1769709272; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Hr9aR0CWSK1c9Om5bLkEGlAjVnpQPsFLIXPSY4tyYVs=; b=L0mKM0Ax50Pk0eWEPf7Qt7RVnJAcXnxFMOMA3QwVp9nNylqlefl3mXS7Y6GMx5MoUl UWoZ/gAB9xQ0sLP0nDiIVRqIUYJpFEyZ2ireKR0XCKpQBjd2jSuqvlspHKR8k+6Ls3/6 Jlrz8kXy7knaMdLMCYDCGPSXueh6eXfV2SUfEZ5XU75CU+iSzEad72vy0tc4BKfT8p87 CduNLOhvoSAwetSCzKgp93deuDeScinEf0u5fLo3cuLbG/vakItfq/jquyD5pj3In7bW JQStV9IxWVCnuMOg5YqQKOJjroz6tWbViVHkHGyW6RgG/HXKzR/UJmw/J0tHa5EFgFzR Ejhw== X-Forwarded-Encrypted: i=1; AJvYcCWXdQNCXvKwzSMnhZzDrY8imBQ1zmk7EzdQdGL0+4pHibeiFaCq8jJWLO0ocp+9wc53EWk+JcE6NBwW1dc=@vger.kernel.org X-Gm-Message-State: AOJu0YyAGBe3KenRDIKHl/Q1V8RKtG5FLlSfPcF6EiYQgq+j+dVJYlRy mYbv9HO7ox7x81NBHAAfhtRLyKdZunuPh0/vrDmu0fHtzf1O6OR8WhA9oKrR+Q== X-Gm-Gg: AZuq6aJ3kMvOXKzE1mvJuOZrgv66d+Oe924lrg1ic+jeWn9IlPATSlkn6Q3tlFcJD0s ljA2fe/a5+pJ987ou/QvArdA+HTMKV61+6pTH9+IhYDtya9/B9GI5LlLZfM+y1sr6/9SAXyKrco pyZARB1hPihlnsLrURvFjaozFJaKsfFqxwrsYbNwxq9m2s2v42nD+xMfzS03VRjKJ6eevxSxj8i M+ic9D/xda9cqy5rCcfbVlO3McqxIddKbQWCHiDoWea0xp71MW6K8R9J9xKgLYWOVkaE8gMCrnq wNQasENrAWC4E1DIXE4NbqogbS/S54oN3ECgbiCwbczqcg6jxlsD9RsDOOmfClB3T7S1lbBGKwX BkTMBnJRzDytMGPKp3zw40DiWNJNH2NADJEWKXpuh+AmQwL98nGpQvqyJj6HSI753mMo37k4PAO hM7VJM254lYf7XtHkkezvriCslULjBVD9c2XDvFZJ+tlbB X-Received: by 2002:a17:902:f652:b0:2a3:1b33:ae11 with SMTP id d9443c01a7336-2a7fe75705fmr1806385ad.53.1769104471890; Thu, 22 Jan 2026 09:54:31 -0800 (PST) Received: from Black-Pearl.localdomain ([115.99.251.203]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2a7190eee4fsm187745195ad.42.2026.01.22.09.54.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Jan 2026 09:54:31 -0800 (PST) From: Charan Pedumuru Date: Thu, 22 Jan 2026 17:52:58 +0000 Subject: [PATCH v3 2/3] dt-bindings: phy: ti,phy-usb3: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260122-ti-phy-v3-2-751619729433@gmail.com> References: <20260122-ti-phy-v3-0-751619729433@gmail.com> In-Reply-To: <20260122-ti-phy-v3-0-751619729433@gmail.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kishon Vijay Abraham I , Aaro Koskinen , Andreas Kemnade , Kevin Hilman , Roger Quadros , Tony Lindgren , Roger Quadros Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert TI PIPE3 PHY binding to DT schema. Changes during conversion: - Define a new pattern 'pcie-phy' to match nodes defined in DT. - Drop obsolete "id" property from the schema. Signed-off-by: Charan Pedumuru --- .../devicetree/bindings/phy/ti,phy-usb3.yaml | 135 +++++++++++++++++= ++++ 1 file changed, 135 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/ti,phy-usb3.yaml b/Docum= entation/devicetree/bindings/phy/ti,phy-usb3.yaml new file mode 100644 index 000000000000..605f12f0f79a --- /dev/null +++ b/Documentation/devicetree/bindings/phy/ti,phy-usb3.yaml @@ -0,0 +1,135 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/ti,phy-usb3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI PIPE3 PHY Module + +maintainers: + - Roger Quadros + +description: + The TI PIPE3 PHY is a high-speed SerDes (Serializer/Deserializer) + transceiver integrated in OMAP5, DRA7xx/AM57xx, and similar SoCs. + It supports multiple protocols (USB3, SATA, PCIe) using the PIPE3 + interface standard, which defines a common physical layer for + high-speed serial interfaces. + +properties: + $nodename: + pattern: "^(pcie-phy|usb3-phy|phy)@[0-9a-f]+$" + + compatible: + enum: + - ti,omap-usb3 + - ti,phy-pipe3-pcie + - ti,phy-pipe3-sata + - ti,phy-usb3 + + reg: + minItems: 2 + maxItems: 3 + + reg-names: + minItems: 2 + items: + - const: phy_rx + - const: phy_tx + - const: pll_ctrl + + "#phy-cells": + const: 0 + + clocks: + minItems: 2 + maxItems: 7 + + clock-names: + minItems: 2 + maxItems: 7 + items: + enum: [wkupclk, sysclk, refclk, dpll_ref, + dpll_ref_m2, phy-div, div-clk] + + syscon-phy-power: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: Phandle to the system control module + - description: Register offset controlling PHY power + + syscon-pllreset: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: Phandle to the system control module + - description: Register offset of CTRL_CORE_SMA_SW_0 + + syscon-pcs: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: Phandle to the system control module + - description: Register offset for PCS delay programming + + ctrl-module: + $ref: /schemas/types.yaml#/definitions/phandle + description: + Phandle of control module for PHY power on. + deprecated: true + +allOf: + - if: + properties: + compatible: + contains: + const: ti,phy-pipe3-sata + then: + properties: + syscon-pllreset: true + else: + properties: + syscon-pllreset: false + +required: + - reg + - compatible + - reg-names + - "#phy-cells" + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + /* TI PIPE3 USB3 PHY */ + usb3-phy@4a084400 { + compatible =3D "ti,phy-usb3"; + reg =3D <0x4a084400 0x80>, + <0x4a084800 0x64>, + <0x4a084c00 0x40>; + reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; + #phy-cells =3D <0>; + clocks =3D <&usb_phy_cm_clk32k>, + <&sys_clkin>, + <&usb_otg_ss_refclk960m>; + clock-names =3D "wkupclk", "sysclk", "refclk"; + ctrl-module =3D <&omap_control_usb>; + }; + + - | + /* TI PIPE3 SATA PHY */ + phy@4a096000 { + compatible =3D "ti,phy-pipe3-sata"; + reg =3D <0x4A096000 0x80>, /* phy_rx */ + <0x4A096400 0x64>, /* phy_tx */ + <0x4A096800 0x40>; /* pll_ctrl */ + reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; + clocks =3D <&sys_clkin1>, <&sata_ref_clk>; + clock-names =3D "sysclk", "refclk"; + syscon-pllreset =3D <&scm_conf 0x3fc>; + #phy-cells =3D <0>; + }; +... --=20 2.52.0 From nobody Sun Feb 8 18:48:27 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16885340286 for ; Thu, 22 Jan 2026 17:54:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769104489; cv=none; b=iRShB/zUBVtCJnk/x9zTctxbD55VsstXPUoQEnEobxZJEJTgfLxFOzhuYjD82PVqg4ABzzmrAeSF8mv8PJXYEZmNpZa4oz0zFdV3GJSUTSS5MXCD0NpfQDZmBL0yQQ5NsuJodMu3eraDG8/pABLLmDjaWJSb6bCO8ztbh+7+dsQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769104489; c=relaxed/simple; bh=9++FWI6FiOt8vL2ptkgVtaAFON6QZ6DYaPI7F5pxPA0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=d6kgT8NYJNcW+2Z4xXBoDOV6Juu3gy0WcIUkbw+9JTNq9b2HugOLTV6vsA6l6VSAOVEd0POIKcymhTMg7Ef6NbRdkhhQLECE2bD/wCIO4Bgel0J6ZQftvV7/h97R+0sTNvKrolf1cGjxzJfY0zuXcoG4GAMcPxTB31nfbKNe+cQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BEJW3J/h; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BEJW3J/h" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-29efd139227so9903855ad.1 for ; Thu, 22 Jan 2026 09:54:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769104477; x=1769709277; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FI40l1zZcp0EM6GPdpYD9qucEk4y4q1/RvaUNk8yFvo=; b=BEJW3J/h683xikFGboQCZxnQBfTKl9Ll4du+f69ulQXw+9z0m1dipLJmgsIJyo1L4d pqJ1bH98AeY59t1MQ3Gs3TsUrQgAcfqiyaemOHVSZsTxaHp5Zg/VozG+Zbp+HpfPsNN2 9ACayBVh+bJFGcOsesEzBO2EwzqLosMZaQlr6drFgRKyYb0hmanH8Rs8FaJ4uxxljmcx 0t5geK9ECHo4sHF2FBmCjzRNl7CboCRdw3rZogqM+SshyiecNt8l3Jm2u1Ln/k4TSQXU 5eJJgpJ1zb1EE2ZKdRUg94xNnsgMK0+UftMttuuxND7/IpQAv5LQm4gJ8hz1oRtlEtp0 8KVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769104477; x=1769709277; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=FI40l1zZcp0EM6GPdpYD9qucEk4y4q1/RvaUNk8yFvo=; b=aPX9gPl9XM/IU/wrsnwkkfS54sGoUeRtikF+9XLikHGkTTdAnbERNzoPFtoLUOgyS5 IvhhShFulXBCXaQmUnBJoGJtnxKt7cyw1fQTpnhSGO6+IuzxW3nQDQ6gZhSCy3jfQsqK G7tHvqp2VEEEUXD2Yb9g8aBacL512I+vDNWanb5X/LdCFH3qU9wmhpSCJ0OWufKMoAI9 nrEOecXPxylW4TFdT5nqMVsDLrhaH73ZyD35byU6o4Z20XuYPBAjsQ8mK0xIMTLXW4M6 3VwVIh7qLDGOylC1ZNSxnXvzXTv/sus9MSmsiZtBVuplcrAoIWrQ1uUE4XfDzh8DpT8A BcmA== X-Forwarded-Encrypted: i=1; AJvYcCUNatE/QaeZqX1C1mtqYzG8Iiu6UtgY0/zcVUDTtP7YaL/C9DaIIr+GuhtWF4w6xeCxshR40km0UX5klhk=@vger.kernel.org X-Gm-Message-State: AOJu0YxmPPgVAtd1JFUnu9/xokXobfzUWVIeYMtEJVCt3+T+cmcSsFpi JtN0koPaEOKApJlE7YGx0jn9DhI+BFYc8Pr1k8riOPMMOkHJ8yMCzuRR/wT3sQ== X-Gm-Gg: AZuq6aIK/K/suT2w4ePWQCtYphYGIYG65v3XvcxSNXwf9gUQhOcSxeHpe6MXgtmVt63 i9kIIgdT9JYHLFoc+T3dcea150MS0gIud+QhBzmoLWxejwH777oKyeu6B7LlOsceocbf/RuPlij oC8BMiLDprogwwwxlk1Z00LVUE6QODeyPkWjOgJCRrSh4R8wLVgi1A+2wNF7oUzAvqprYaPshYs jYob5M63N+vYit3FoCcAI70XzWpMr3CYV1HtsnH6v158gB9R/QuQCW1WFWV/nOt5rY06uzf6j5Y RJyB7pD+0EIkbJvrMJNCfubWYgGfAQbhVo3LsCnjRUDDpL+kM1uW+Q89TMd/DGkwU77WVQb0zWm +Fl8j/hmujQSH6gIuoZmmbNedCMRrDX6fcp5/qc1Co+DQNNJoKpz4mjhMzy9p/b8bU6PSG3p4gI 7e+T297han/iBQU8/tMnYbaj7B3P+vyyeKJ4vxAS79tJrA X-Received: by 2002:a17:902:f681:b0:2a5:99ec:16d7 with SMTP id d9443c01a7336-2a7fe43ecd4mr2224725ad.7.1769104476545; Thu, 22 Jan 2026 09:54:36 -0800 (PST) Received: from Black-Pearl.localdomain ([115.99.251.203]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2a7190eee4fsm187745195ad.42.2026.01.22.09.54.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Jan 2026 09:54:36 -0800 (PST) From: Charan Pedumuru Date: Thu, 22 Jan 2026 17:52:59 +0000 Subject: [PATCH v3 3/3] dt-bindings: phy: ti,control-phy-otghs: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260122-ti-phy-v3-3-751619729433@gmail.com> References: <20260122-ti-phy-v3-0-751619729433@gmail.com> In-Reply-To: <20260122-ti-phy-v3-0-751619729433@gmail.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kishon Vijay Abraham I , Aaro Koskinen , Andreas Kemnade , Kevin Hilman , Roger Quadros , Tony Lindgren , Roger Quadros Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert TI OMAP Control PHY binding to DT schema. Signed-off-by: Charan Pedumuru Reviewed-by: Rob Herring (Arm) --- .../bindings/phy/ti,control-phy-otghs.yaml | 99 ++++++++++++++++++= ++++ Documentation/devicetree/bindings/phy/ti-phy.txt | 98 ------------------= --- 2 files changed, 99 insertions(+), 98 deletions(-) diff --git a/Documentation/devicetree/bindings/phy/ti,control-phy-otghs.yam= l b/Documentation/devicetree/bindings/phy/ti,control-phy-otghs.yaml new file mode 100644 index 000000000000..4ecb1611ee65 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/ti,control-phy-otghs.yaml @@ -0,0 +1,99 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/ti,control-phy-otghs.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI OMAP Control PHY Module + +maintainers: + - Roger Quadros + +description: + The TI OMAP Control PHY module is a hardware block within the system + control module (SCM) of Texas Instruments OMAP SoCs. It provides + centralized control over power, configuration, and auxiliary features + for multiple on-chip PHYs. This module is essential for proper PHY + operation in power-constrained embedded systems. + +properties: + $nodename: + pattern: "^phy@[0-9a-f]+$" + + compatible: + enum: + - ti,control-phy-otghs + - ti,control-phy-pcie + - ti,control-phy-pipe3 + - ti,control-phy-usb2 + - ti,control-phy-usb2-am437 + - ti,control-phy-usb2-dra7 + + reg: + minItems: 1 + maxItems: 3 + + reg-names: + minItems: 1 + maxItems: 3 + items: + enum: [otghs_control, power, pcie_pcs, control_sma] + +allOf: + - if: + properties: + compatible: + contains: + enum: + - ti,control-phy-otghs + then: + properties: + reg-names: + const: otghs_control + + - if: + properties: + compatible: + contains: + enum: + - ti,control-phy-pcie + then: + properties: + reg: + minItems: 3 + + reg-names: + items: + - const: power + - const: pcie_pcs + - const: control_sma + + - if: + properties: + compatible: + contains: + enum: + - ti,control-phy-usb2 + - ti,control-phy-usb2-dra7 + - ti,control-phy-usb2-am437 + - ti,control-phy-pipe3 + then: + properties: + reg-names: + const: power + +required: + - reg + - compatible + - reg-names + +unevaluatedProperties: false + +examples: + - | + phy@4a00233c { + compatible =3D "ti,control-phy-otghs"; + reg =3D <0x4a00233c 0x4>; + reg-names =3D "otghs_control"; + }; +... diff --git a/Documentation/devicetree/bindings/phy/ti-phy.txt b/Documentati= on/devicetree/bindings/phy/ti-phy.txt deleted file mode 100644 index 7c7936b89f2c..000000000000 --- a/Documentation/devicetree/bindings/phy/ti-phy.txt +++ /dev/null @@ -1,98 +0,0 @@ -TI PHY: DT DOCUMENTATION FOR PHYs in TI PLATFORMs - -OMAP CONTROL PHY - -Required properties: - - compatible: Should be one of - "ti,control-phy-otghs" - if it has otghs_control mailbox register as on O= MAP4. - "ti,control-phy-usb2" - if it has Power down bit in control_dev_conf regi= ster - e.g. USB2_PHY on OMAP5. - "ti,control-phy-pipe3" - if it has DPLL and individual Rx & Tx power cont= rol - e.g. USB3 PHY and SATA PHY on OMAP5. - "ti,control-phy-pcie" - for pcie to support external clock for pcie and to - set PCS delay value. - e.g. PCIE PHY in DRA7x - "ti,control-phy-usb2-dra7" - if it has power down register like USB2 PHY = on - DRA7 platform. - "ti,control-phy-usb2-am437" - if it has power down register like USB2 PHY= on - AM437 platform. - - reg : register ranges as listed in the reg-names property - - reg-names: "otghs_control" for control-phy-otghs - "power", "pcie_pcs" and "control_sma" for control-phy-pcie - "power" for all other types - -omap_control_usb: omap-control-usb@4a002300 { - compatible =3D "ti,control-phy-otghs"; - reg =3D <0x4a00233c 0x4>; - reg-names =3D "otghs_control"; -}; - -TI PIPE3 PHY - -Required properties: - - compatible: Should be "ti,phy-usb3", "ti,phy-pipe3-sata" or - "ti,phy-pipe3-pcie. "ti,omap-usb3" is deprecated. - - reg : Address and length of the register set for the device. - - reg-names: The names of the register addresses corresponding to the reg= isters - filled in "reg". - - #phy-cells: determine the number of cells that should be given in the - phandle while referencing this phy. - - clocks: a list of phandles and clock-specifier pairs, one for each entr= y in - clock-names. - - clock-names: should include: - * "wkupclk" - wakeup clock. - * "sysclk" - system clock. - * "refclk" - reference clock. - * "dpll_ref" - external dpll ref clk - * "dpll_ref_m2" - external dpll ref clk - * "phy-div" - divider for apll - * "div-clk" - apll clock - -Optional properties: - - id: If there are multiple instance of the same type, in order to - differentiate between each instance "id" can be used (e.g., multi-lane = PCIe - PHY). If "id" is not provided, it is set to default value of '1'. - - syscon-pllreset: Handle to system control region that contains the - CTRL_CORE_SMA_SW_0 register and register offset to the CTRL_CORE_SMA_SW= _0 - register that contains the SATA_PLL_SOFT_RESET bit. Only valid for sata= _phy. - - syscon-pcs : phandle/offset pair. Phandle to the system control module = and the - register offset to write the PCS delay value. - -Deprecated properties: - - ctrl-module : phandle of the control module used by PHY driver to power= on - the PHY. - -Recommended properties: - - syscon-phy-power : phandle/offset pair. Phandle to the system control - module and the register offset to power on/off the PHY. - -This is usually a subnode of ocp2scp to which it is connected. - -usb3phy@4a084400 { - compatible =3D "ti,phy-usb3"; - reg =3D <0x4a084400 0x80>, - <0x4a084800 0x64>, - <0x4a084c00 0x40>; - reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; - ctrl-module =3D <&omap_control_usb>; - #phy-cells =3D <0>; - clocks =3D <&usb_phy_cm_clk32k>, - <&sys_clkin>, - <&usb_otg_ss_refclk960m>; - clock-names =3D "wkupclk", - "sysclk", - "refclk"; -}; - -sata_phy: phy@4a096000 { - compatible =3D "ti,phy-pipe3-sata"; - reg =3D <0x4A096000 0x80>, /* phy_rx */ - <0x4A096400 0x64>, /* phy_tx */ - <0x4A096800 0x40>; /* pll_ctrl */ - reg-names =3D "phy_rx", "phy_tx", "pll_ctrl"; - ctrl-module =3D <&omap_control_sata>; - clocks =3D <&sys_clkin1>, <&sata_ref_clk>; - clock-names =3D "sysclk", "refclk"; - syscon-pllreset =3D <&scm_conf 0x3fc>; - #phy-cells =3D <0>; -}; --=20 2.52.0