From nobody Tue Feb 10 06:43:13 2026 Received: from mail-yw1-f180.google.com (mail-yw1-f180.google.com [209.85.128.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D54D3D5230 for ; Thu, 22 Jan 2026 22:37:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769121440; cv=none; b=Q7n/r6Y6DLcnYlncKIO4TfJfWJ2qo77glV3S6JPX77Xq46KAsLgneEdVUBZvDxgJQ81L+jZUUhW/W6XHtFghDuQJJ6LyybxN2LNs+vei9PBHIzoCsOr462nCd9lP58NYii1f9LO88f0VAvq1MK5HSeozTx6bz5g8zUvxsQN0ndg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769121440; c=relaxed/simple; bh=8vvsZYpkw2SRSEyDStWOP/8CnG6U/EbywSNgTD4SaQE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NbiUwyVErh7gz5vm1g4A/LpDDFVIJNpSMSOHPk57J3OfmsOEh84kkSaeCDwMFpJUAzhFmmEvo7NA/pOG2xcj9zZB0A87E3PhhDxvZVesZICUGFH58gGo3k3buT3Fm0qA8aD6gKSP9AE+dNB2iZtPw/pWWjUuyGqWbU1pMIa3RPo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=a31ZF0sx; arc=none smtp.client-ip=209.85.128.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=oss.tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="a31ZF0sx" Received: by mail-yw1-f180.google.com with SMTP id 00721157ae682-78fb6c7874cso16646207b3.0 for ; Thu, 22 Jan 2026 14:37:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1769121429; x=1769726229; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=nFuE/Ue22jMLFn8jDio4s3sGtCW+4e1hKG320llZvAk=; b=a31ZF0sxqJ8Q6j3U/XHJfZ2p0fuk0CvknqaKDoEr1QXkQMGE/yJ1QMZn4iMMuNgx77 Ru7FIVuYGh2/C/zCs4uXmX78oK4zRto2Fk8cqVyQuT2kXREpnRqxrTemQ4TvmkCUZFXf O9xKF0/CK5Mb7OBHplIve1cNKaY4UKsSBkA2BCtVg94dTGITyDlzQl/fVUVD+c9XAzjQ Ac+SftJAyPKa2CZKvHH2KcJPOgERoMihdggztTizOMaAjoPy0cpuGHG/6mdOJMlHdovJ nk/8vB9cVyPGXaVrd5jj/S0Z1VWeeJzH/enzepgDzd9O7nELFdJWlegHq/MMkXj8JwJd zbxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769121429; x=1769726229; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=nFuE/Ue22jMLFn8jDio4s3sGtCW+4e1hKG320llZvAk=; b=oG2oyJk/8tbrR5FZL9aMdIWXxbpRTVipr48WoFfq0uebSd8uGqdUbyAS/0KDEN8CG9 bmqN73AzAFmemj+ItX52L6Nii7cMc2hsTs8TE3kbhig0zAR96+NGShfwWJXE7Uassvxm +Z62/fCmFpyAjC8K18vFynLW7IjvxwDrlUEutbRRN/JNbkqVRl4IKqRdV6WizatxsaJq YbXgYq7GvmCeAof9m1Z3GDOEHkszQo+5LK+HTm4eYelMHEDTmaxc/sG/G7Xu5g+0z40s GgHT3QL2jPWKh83gnvZckAHuU8LL+RkDxeNZfqRmZx2plfcl/6PcMyphlsOUmz2LtYY5 +oIw== X-Forwarded-Encrypted: i=1; AJvYcCVQYHHX2Vvb1X23uhnX+jiTzINNpZ/KLD/UXJCsspcFTmHEcq45WB7fj7pRKkm8/OYA7+gnanYfdo9fTLw=@vger.kernel.org X-Gm-Message-State: AOJu0YxHJMIjj+ndFwl9en1WIcKb9n10BS1jasMSSHwvcZLVJKKk8JDH HeZaJZdB/lZuufCs28+jEQRUwsLwEQ+8/Lyvi8Ey0b4Xj7Z4mw1mSbtLA56YwFyzeqw= X-Gm-Gg: AZuq6aI/a13h58UvhBrFDeUlXAP3SIM4ih2KB1pElhxa/qbkzeR9T7slqgvWGN7BKS4 xW2eHvKWScdVtliaHIWQdrgAP7scsqlH/hg7uJ9Kh2TOEqPKFJMhnvvnpSm5BhiAhzPL05fZCjC VVGJAQujlmRMn2t8IaNaYD4IEn/Yq9G7uv3Ai4KlDf6e0yrhSFITe2F9DqdzoEplNJRtde0FBap r28hXbryz/p54bb3r55TkCaVtvEMqrFfDa4NeR6qZc5QCy15KVb5jFeoFLnRD6p1UX3ovkyEUij QpkjRhyLeTB1vVrc96djImgjNTXOc8GLCyBPpxJOFLEVM9pgJEn5jnOk7taD9CiLL4jiq4ZFq8F RKBCxQb3UF/ArnATtkT1YKMfKfctSoDzQpdhs7+tEJrVWUyuzV3KQyoRu/GsKSJ2OEJLq4O7VmT 5xec1CMhHGhgIYPCZybKwHqu8DY1veTuS5Lq/8Ci8pI0nTrK0V6yabrWSNFbt6fmnhWP/EcUk= X-Received: by 2002:a05:690c:6f0a:b0:794:2169:10e0 with SMTP id 00721157ae682-79439a1a818mr8718407b3.46.1769121429549; Thu, 22 Jan 2026 14:37:09 -0800 (PST) Received: from [192.168.5.15] ([68.95.197.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-7943b01b09csm2766167b3.15.2026.01.22.14.37.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Jan 2026 14:37:09 -0800 (PST) From: Anirudh Srinivasan Date: Thu, 22 Jan 2026 16:36:38 -0600 Subject: [PATCH v2 2/3] reset: tenstorrent: Add reset controller for Atlantis Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260122-atlantis-clocks-v2-2-c66371639e66@oss.tenstorrent.com> References: <20260122-atlantis-clocks-v2-0-c66371639e66@oss.tenstorrent.com> In-Reply-To: <20260122-atlantis-clocks-v2-0-c66371639e66@oss.tenstorrent.com> To: Drew Fustini , Joel Stanley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Anirudh Srinivasan , Philipp Zabel Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, joel@jms.id.au, fustini@kernel.org, mpe@kernel.org, mpe@oss.tenstorrent.com, npiggin@oss.tenstorrent.com, agross@kernel.org, agross@oss.tenstorrent.com, bmasney@redhat.com X-Mailer: b4 0.14.3 Adds Atlantis Reset Controller and auxiliary device definitions for reset to share same regmap interface as clock controller. This version of the reset controller driver covers resets from the RCPU syscon. Signed-off-by: Anirudh Srinivasan --- MAINTAINERS | 2 + drivers/reset/Kconfig | 11 ++ drivers/reset/Makefile | 1 + drivers/reset/reset-tenstorrent-atlantis.c | 158 +++++++++++++++++++++++++= ++++ include/soc/tenstorrent/atlantis-syscon.h | 26 +++++ 5 files changed, 198 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 19a98b1fa456..cf7c8e2153dc 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -22537,7 +22537,9 @@ T: git https://github.com/tenstorrent/linux.git F: Documentation/devicetree/bindings/riscv/tenstorrent.yaml F: Documentation/devicetree/bindings/soc/tenstorrent/tenstorrent,atlantis-= syscon.yaml F: arch/riscv/boot/dts/tenstorrent/ +F: drivers/reset/reset-tenstorrent-atlantis.c F: include/dt-bindings/clock/tenstorrent,atlantis-syscon.h +F: include/soc/tenstorrent/ =20 RISC-V THEAD SoC SUPPORT M: Drew Fustini diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 6e5d6deffa7d..cade77717492 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -324,6 +324,17 @@ config RESET_SUNXI help This enables the reset driver for Allwinner SoCs. =20 +config RESET_TENSTORRENT_ATLANTIS + tristate "Tenstorrent atlantis reset driver" + depends on ARCH_TENSTORRENT || COMPILE_TEST + select AUXILIARY_BUS + default ARCH_TENSTORRENT + help + This enables the driver for the reset controller + present in the Tenstorrent Atlantis SoC. + Enable this option to be able to use hardware + resets on Atalantis based systems. + config RESET_TH1520 tristate "T-HEAD TH1520 reset controller" depends on ARCH_THEAD || COMPILE_TEST diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 9c3e484dfd81..a31959da0a88 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -41,6 +41,7 @@ obj-$(CONFIG_RESET_SOCFPGA) +=3D reset-socfpga.o obj-$(CONFIG_RESET_SPACEMIT) +=3D reset-spacemit.o obj-$(CONFIG_RESET_SUNPLUS) +=3D reset-sunplus.o obj-$(CONFIG_RESET_SUNXI) +=3D reset-sunxi.o +obj-$(CONFIG_RESET_TENSTORRENT_ATLANTIS) +=3D reset-tenstorrent-atlantis.o obj-$(CONFIG_RESET_TH1520) +=3D reset-th1520.o obj-$(CONFIG_RESET_TI_SCI) +=3D reset-ti-sci.o obj-$(CONFIG_RESET_TI_SYSCON) +=3D reset-ti-syscon.o diff --git a/drivers/reset/reset-tenstorrent-atlantis.c b/drivers/reset/res= et-tenstorrent-atlantis.c new file mode 100644 index 000000000000..2e7f09409f79 --- /dev/null +++ b/drivers/reset/reset-tenstorrent-atlantis.c @@ -0,0 +1,158 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2026 Tenstorrent + */ + +#include +#include +#include +#include +#include + +struct atlantis_reset_data { + u8 bit; + u16 reg; + bool active_low; +}; + +struct atlantis_reset_controller_data { + const struct atlantis_reset_data *reset_data; + size_t count; +}; + +struct atlantis_reset_controller { + struct reset_controller_dev rcdev; + const struct atlantis_reset_controller_data *data; + struct regmap *regmap; +}; + +#define to_atlantis_reset_controller(_rcdev) \ + container_of((_rcdev), struct atlantis_reset_controller, rcdev) + +#define RESET_DATA(_reg, _bit, _active_low) \ + { \ + .bit =3D _bit, .reg =3D _reg, .active_low =3D _active_low, \ + } + +static const struct atlantis_reset_data atlantis_rcpu_resets[] =3D { + [RST_SMNDMA0] =3D RESET_DATA(RCPU_BLK_RST_REG, 0, true), + [RST_SMNDMA1] =3D RESET_DATA(RCPU_BLK_RST_REG, 1, true), + [RST_WDT0] =3D RESET_DATA(RCPU_BLK_RST_REG, 2, true), + [RST_WDT1] =3D RESET_DATA(RCPU_BLK_RST_REG, 3, true), + [RST_TMR] =3D RESET_DATA(RCPU_BLK_RST_REG, 4, true), + [RST_PVTC] =3D RESET_DATA(RCPU_BLK_RST_REG, 12, true), + [RST_PMU] =3D RESET_DATA(RCPU_BLK_RST_REG, 13, true), + [RST_MAILBOX] =3D RESET_DATA(RCPU_BLK_RST_REG, 14, true), + [RST_SPACC] =3D RESET_DATA(RCPU_BLK_RST_REG, 26, true), + [RST_OTP] =3D RESET_DATA(RCPU_BLK_RST_REG, 28, true), + [RST_TRNG] =3D RESET_DATA(RCPU_BLK_RST_REG, 29, true), + [RST_CRC] =3D RESET_DATA(RCPU_BLK_RST_REG, 30, true), + [RST_QSPI] =3D RESET_DATA(LSIO_BLK_RST_REG, 0, true), + [RST_I2C0] =3D RESET_DATA(LSIO_BLK_RST_REG, 1, true), + [RST_I2C1] =3D RESET_DATA(LSIO_BLK_RST_REG, 2, true), + [RST_I2C2] =3D RESET_DATA(LSIO_BLK_RST_REG, 3, true), + [RST_I2C3] =3D RESET_DATA(LSIO_BLK_RST_REG, 4, true), + [RST_I2C4] =3D RESET_DATA(LSIO_BLK_RST_REG, 5, true), + [RST_UART0] =3D RESET_DATA(LSIO_BLK_RST_REG, 6, true), + [RST_UART1] =3D RESET_DATA(LSIO_BLK_RST_REG, 7, true), + [RST_UART2] =3D RESET_DATA(LSIO_BLK_RST_REG, 8, true), + [RST_UART3] =3D RESET_DATA(LSIO_BLK_RST_REG, 9, true), + [RST_UART4] =3D RESET_DATA(LSIO_BLK_RST_REG, 10, true), + [RST_SPI0] =3D RESET_DATA(LSIO_BLK_RST_REG, 11, true), + [RST_SPI1] =3D RESET_DATA(LSIO_BLK_RST_REG, 12, true), + [RST_SPI2] =3D RESET_DATA(LSIO_BLK_RST_REG, 13, true), + [RST_SPI3] =3D RESET_DATA(LSIO_BLK_RST_REG, 14, true), + [RST_GPIO] =3D RESET_DATA(LSIO_BLK_RST_REG, 15, true), + [RST_CAN0] =3D RESET_DATA(LSIO_BLK_RST_REG, 17, true), + [RST_CAN1] =3D RESET_DATA(LSIO_BLK_RST_REG, 18, true), + [RST_I2S0] =3D RESET_DATA(LSIO_BLK_RST_REG, 19, true), + [RST_I2S1] =3D RESET_DATA(LSIO_BLK_RST_REG, 20, true), + +}; + +static const struct atlantis_reset_controller_data atlantis_rcpu_reset_dat= a =3D { + .reset_data =3D atlantis_rcpu_resets, + .count =3D ARRAY_SIZE(atlantis_rcpu_resets), +}; + +static int atlantis_reset_update(struct reset_controller_dev *rcdev, + unsigned long id, bool assert) +{ + unsigned int val; + struct atlantis_reset_controller *rst =3D + to_atlantis_reset_controller(rcdev); + const struct atlantis_reset_data *data =3D &rst->data->reset_data[id]; + unsigned int mask =3D BIT(data->bit); + struct regmap *regmap =3D rst->regmap; + + if (data->active_low ^ assert) + val =3D mask; + else + val =3D ~mask; + + return regmap_update_bits(regmap, data->reg, mask, val); +} + +static int atlantis_reset_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return atlantis_reset_update(rcdev, id, true); +} + +static int atlantis_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return atlantis_reset_update(rcdev, id, false); +} + +static const struct reset_control_ops atlantis_reset_control_ops =3D { + .assert =3D atlantis_reset_assert, + .deassert =3D atlantis_reset_deassert, +}; + +static int +atlantis_reset_controller_register(struct device *dev, + struct atlantis_reset_controller *controller) +{ + struct reset_controller_dev *rcdev =3D &controller->rcdev; + + rcdev->ops =3D &atlantis_reset_control_ops; + rcdev->owner =3D THIS_MODULE; + rcdev->of_node =3D dev->of_node; + rcdev->nr_resets =3D controller->data->count; + + return devm_reset_controller_register(dev, &controller->rcdev); +} +static int atlantis_reset_probe(struct auxiliary_device *adev, + const struct auxiliary_device_id *id) +{ + struct atlantis_ccu_adev *rdev =3D to_atlantis_ccu_adev(adev); + struct atlantis_reset_controller *controller; + struct device *dev =3D &adev->dev; + + controller =3D devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL); + if (!controller) + return -ENOMEM; + controller->data =3D + (const struct atlantis_reset_controller_data *)id->driver_data; + controller->regmap =3D rdev->regmap; + + return atlantis_reset_controller_register(dev, controller); +} + +static const struct auxiliary_device_id atlantis_reset_ids[] =3D { + { .name =3D "atlantis_ccu.rcpu-reset", + .driver_data =3D (kernel_ulong_t)&atlantis_rcpu_reset_data }, + {}, +}; +MODULE_DEVICE_TABLE(auxiliary, atlantis_reset_ids); + +static struct auxiliary_driver atlantis_reset_driver =3D { + .probe =3D atlantis_reset_probe, + .id_table =3D atlantis_reset_ids, +}; +module_auxiliary_driver(atlantis_reset_driver); + +MODULE_AUTHOR("Anirudh Srinivasan "); +MODULE_DESCRIPTION("Atlantis reset controller driver"); +MODULE_LICENSE("GPL"); diff --git a/include/soc/tenstorrent/atlantis-syscon.h b/include/soc/tensto= rrent/atlantis-syscon.h new file mode 100644 index 000000000000..2c6387e5c21a --- /dev/null +++ b/include/soc/tenstorrent/atlantis-syscon.h @@ -0,0 +1,26 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2026 Tenstorrent + */ +#ifndef __SOC_ATLANTIS_SYSCON_H__ +#define __SOC_ATLANTIS_SYSCON_H__ + +#include +#include + +struct atlantis_ccu_adev { + struct auxiliary_device adev; + struct regmap *regmap; +}; + +#define to_atlantis_ccu_adev(_adev) \ + container_of((_adev), struct atlantis_ccu_adev, adev) + +/* RCPU Reset Register Offsets */ +#define RCPU_BLK_RST_REG 0x001c +#define LSIO_BLK_RST_REG 0x0020 +#define HSIO_BLK_RST_REG 0x000c +#define PCIE_SUBS_RST_REG 0x0000 +#define MM_RSTN_REG 0x0014 + +#endif --=20 2.43.0