From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f68.google.com (mail-ej1-f68.google.com [209.85.218.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 34DB8428488 for ; Tue, 20 Jan 2026 12:52:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913562; cv=none; b=NC/LE65/kmnFK2C4Gem8LPvtpIwnuhniePLWBKBAhiztyojwzmI0RY7TI/1JcDYQC5S5+AwJiX7alfLdAwUM7tD2OgKZMYADKUdO4u1SyNcQAcW5VKJ1Ju52SWikAiimaQaeQLsvVjx0fy/hv5Bloty+ivnkTNlAJ4NiwL7Vejg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913562; c=relaxed/simple; bh=tKERO6SBJJqx3TRK7XGrvuoyFR1bVVvpi8MF7J8Ro6U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=sEN8lZjk4Q/YvwC2HYYJgn9nlOWYgkxftcvUGSVWqL6kpLHwcMbuwBz+HQBC0LC9u5IjfdTpCzJZv0/KWyvrGofPsqLUPkADiNHNuVif6cIscbPAKsmMWB7Y0G+cBenuFr/Zy5f8M8pv2AJV6xSQlZPQd/VJO6xDgcfDokZVQnw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SUuHvB//; arc=none smtp.client-ip=209.85.218.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SUuHvB//" Received: by mail-ej1-f68.google.com with SMTP id a640c23a62f3a-b87f00ec06aso234623066b.1 for ; Tue, 20 Jan 2026 04:52:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913556; x=1769518356; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JSRKj6wmV+AKwbO+bGsCVB/saW4/0FVnBMzHhAa7IM4=; b=SUuHvB//U5azkJAptRBi2hNg6e0eHeJyvP3UiQRQCdhVfaKsGgVus6BVPV1UgwM7Mw PE9w4sCsRSZZoukS9P9xB3Fc7gXFOYgOESmanrCAGAH5RCp2Sa+EK28UGlnSvUWQR+Vk fRrqyj8eSdDK3lzOAZNgScmR8zftY4JRVp0QFrxJiy9k8PNMOXv8enCjtkOdtbvoGjNl 5/R80L0WxxqpG3eKt8eAB0Sh8vyRX0236p7mDjsPmdlQ2tS2HSEWxn/FbXmU7sJHlNKi 60IIEqvHh5V6vgZd3N5R2hXv4fZegWN8XU4uKoEgmDqgM9ktR6ipUSwgmCvY0wulK8eB KFpQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913556; x=1769518356; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=JSRKj6wmV+AKwbO+bGsCVB/saW4/0FVnBMzHhAa7IM4=; b=K0wgYL6Qmvm2kBl0lPZGDfTLMVq49J7UpGbX4F6ooyJd4KpFhHt1rsFfJIXHfZtl3z mso5uB4FJ0I47zLDgf9XfCuZYNthcNNYx9ZT2Tk/fevSOotolsmXkPkQJNSDAfvmi37f VmiLM/SfSisf8wtT7eANde+xEL33yoJ/dc6KkoLq5zNlZ4BTzuv1cyWo5YEcAVmANObV aE/olnT6YKBj7Y1BzfulOqAw19aGpvi7GSeD8t9cAuwPEjmlcZxv/S96zK4nGK1yZMRe Exb+KonpM6JzZDgwfxoEj7DLjCfBlAYlyDZ3+7t6E0an9gAlybxOwAJEO7ZISUUwlRqw K4sA== X-Forwarded-Encrypted: i=1; AJvYcCWvrpXIud+21s7hfVgEEIYKZL6n3IThI1O9P4myjouSMwqCK5uqmvlANrLbU6ZxPoqmHGExtZMPTikMC8o=@vger.kernel.org X-Gm-Message-State: AOJu0YzCtM0pJWm2RKIgF0dY1qGYKltbn7ax+bFUFJFOR6H9mk5AbOmn MjGi1dDZxgWrUwo8hx0mowteluC3uSOwrgJEwICtEl3A+XceFTSxeSLc X-Gm-Gg: AZuq6aJuYXv6UcCysqAb6Hy8XBUXehHLPqZnIei6CDSdcLuz5ruMP+f/XgM0RerCg81 5TZCJEx7mRQM0SBnp2aMspz7miyh7DIt+GF3SWK8Q0/iuM1QiRg5XqFRF+rA/O77NUlxPBJM36L hUOXRPgjK2o26XWFCLwLMAsqQ6vcPJOlIbzLTH9UOAY2UgycIIozsbsNvVmsqQSjfZ1DVuUbXHa HU5ZpkBI7nZkNRiLo4yj/EQnEsYllBEElNlVjrEnP6smmi8DZxLrEhP9L+AxJhcLV25HeRrS+RZ hmJIqf2+ZTp86lba/RSExnDdU3Ei/L1wTCWo+NwpotxC3fKpidayvonUrz8tnwgdyvRPIVp+ECy 8ovyB4eLb7OkaZOkdfDBQP4R0i7NbuwCrX06O7Zwv4Y4yAJZO0u8AIiqyQcX0Gah7oXuC/bh6Ai 0x+LgQqk9g3vI2sBItO2jpkZQHSJtrtGIgnpc= X-Received: by 2002:a17:907:a089:b0:b87:fad:442f with SMTP id a640c23a62f3a-b8800348bdamr159690166b.42.1768913555975; Tue, 20 Jan 2026 04:52:35 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:35 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Greg Kroah-Hartman , Jiri Slaby , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 01/12] dt-bindings: serial: renesas,scif: Document RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:12 +0000 Message-ID: <20260120125232.349708-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add SCIF binding documentation for Renesas RZ/G3L SoC. SCIF block on the RZ/G3L is identical to one found on the RZ/G3S SoC. Signed-off-by: Biju Das Acked-by: Conor Dooley --- Documentation/devicetree/bindings/serial/renesas,scif.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/serial/renesas,scif.yaml b/D= ocumentation/devicetree/bindings/serial/renesas,scif.yaml index a6ef02327be8..82f54446835e 100644 --- a/Documentation/devicetree/bindings/serial/renesas,scif.yaml +++ b/Documentation/devicetree/bindings/serial/renesas,scif.yaml @@ -82,6 +82,7 @@ properties: - renesas,scif-r9a07g043 # RZ/G2UL and RZ/Five - renesas,scif-r9a07g054 # RZ/V2L - renesas,scif-r9a08g045 # RZ/G3S + - renesas,scif-r9a08g046 # RZ/G3L - const: renesas,scif-r9a07g044 # RZ/G2{L,LC} fallback =20 - items: --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f68.google.com (mail-ej1-f68.google.com [209.85.218.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9638B42B75B for ; Tue, 20 Jan 2026 12:52:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913561; cv=none; b=c5vOorwClXgQmi/5LbNOLKSvmY32dLf4HyoXrqtpQUlcnHs8C8L6lT+q6oLdbpKtqMcphhdesJIe1bGGX8FDLT9EB2/BFVgwXwCS6EsX+b2n33WdLSxqfilXF/9g9J92U1UttDuLcJodjEt2GHLa32zxVwlv2NXXxkUSOFMCSIY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913561; c=relaxed/simple; bh=VFvvzCPVMppU9YZe/NAS6ZVyOvp/Aoa+1BRn4/TUYGI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lj6X+MKzbGbYBLbS/WcbcQg3q9+BFyEPy6Xp/AmNIGnHrI+p7XWn2FR0MuahybISJDBZwDFFKeCs1avrmbzx7HbW1cHQOgUjh3OA4kdBMHd00jtshpHxnQTR2ADtbry5h4LDprNkXKMITTofkdZ5YQqjpmyJbEvaXixsST94BzM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DZJENXM3; arc=none smtp.client-ip=209.85.218.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DZJENXM3" Received: by mail-ej1-f68.google.com with SMTP id a640c23a62f3a-b87124c6295so735498666b.3 for ; Tue, 20 Jan 2026 04:52:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913557; x=1769518357; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eN8iJ2c4mGSzLhHXbqnnydUI7yMc6vZwoegrLK0Ce8U=; b=DZJENXM32XvUP+cXKxMScacTdq0w3VJnAPQGJVqr0gEiMZ9UXAtqy6PNbatrx3xAAg aj7ou7CmkmCAmtftrDGgrPuV7KREPCTsvxEddaYY+TnaFZcr08xqgHejH7Bbu0/C5zpY eUoeebGi29sS/vGJ3ZKNlfgp9r4Jv0ugX/v1AexX1uRMB/fHnFeqr4zMLKhJC6yjiF39 UhLSjE/5aejcvP/iGoPKZ+05n8y3U5VGnXid7ruXr5LF4SY2GvhtLP26kg+8FdBcmru6 /AY7ADAECHv2HlMMpOMOBikqLgH42t4oUrK+z+Ecx4gjIgrB6JiDbeVHiOfjmHMcowhs lysA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913557; x=1769518357; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=eN8iJ2c4mGSzLhHXbqnnydUI7yMc6vZwoegrLK0Ce8U=; b=Py8bOuRjS1KmPlAW5Y3fjrXl+7iNF2BUdyFcWjguX0fYAYw8ooLaZoqiPLMfz5jNcR svWi4pDMsqMuExAxOYvXaw/mWVOs/IhDOGKoKY+EqyoSPSxUW9t8sw8YJNOMKS1IqxyL w1kE85YaQrdCe5fOzY6J5vyqYGl0kiRnqm5XJ7qzGpFH/7Y9iHwLR7xc0t05QXlW8M4x f+SS/aAxWCyZLoj03yZobHggDZSDVAj7tJBEZIVkg+olIZDtSASQOpBtQFeRJJiEktPv xkJz8mYTAg6v3Qb2yuCFEwlav3FOkKDYOUKqTgUAtLDeu93xpj33tPY0bf2JS2StfoHA bo0g== X-Forwarded-Encrypted: i=1; AJvYcCXOEfdM2ouCtyiXBflMaSzhisUyKEsOvXYm/5Wc2DapGqDpzbmSPBxO4UNrH+bWrj/3SkXAlhFO28AWqSw=@vger.kernel.org X-Gm-Message-State: AOJu0YxMXdopNlk2HK7iEqKWMTNkWQy31KWKvpJrgife+sgbJJ4ohFJl 9lOSMotoWwYt+QNWqpe3Or2a4Nhc7Zzadyy+fI7clktVm73wvGv+HBL7 X-Gm-Gg: AY/fxX7O3/NS+7YfgJfpzdlV0uP/Riibazsqf4xzXDPz2/BQW+R0yByhKOZ5GhCXDwJ Gte88R86//XhTF/IsggnJjccxZjr7t41BxU8P073MyUSURxZ1SPIq9B/SfOQAIzy09LOkrk+qDB 9A45cQh3yNTzokNZTOu7Ty93pSZMIWlxeZ4uusccS/2z7ER2kNilZKFnGlK5cuoUKQ9v7uQ0lYT 6AITbuhTcq5YX8RPtkUPgjN4Vt6KnwD85Xc8FZXCPRBUY/7ftDir+X6+Ue29QCJmzN7+eE6RkJB jY3Gk2ntfQW8+TpH+dVe0VfvqN4eYavywy1O8RQczPpCmh5tnkDp37pyc823y3UaqjPATgBX/Fd YmQN/dVDD+GS+vxXZX6rkQuKkEEZr8ujDM/7TfPUcU3UWMQgMbg9YdhW2GNjSAsKJK6fd//P/pm ybVY+I9q7OikwcJCC30aBGYPTHZhGMlzje+yg= X-Received: by 2002:a17:907:e114:b0:b87:be08:815b with SMTP id a640c23a62f3a-b87be08844bmr596030166b.27.1768913556604; Tue, 20 Jan 2026 04:52:36 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:36 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Vinod Koul , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 02/12] dt-bindings: dma: rz-dmac: Document RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:13 +0000 Message-ID: <20260120125232.349708-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the Renesas RZ/G3L DMAC block. This is identical to the one found on the RZ/G3S SoC. Signed-off-by: Biju Das Acked-by: Conor Dooley --- Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml b/D= ocumentation/devicetree/bindings/dma/renesas,rz-dmac.yaml index d137b9cbaee9..e3311029eb2f 100644 --- a/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml +++ b/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml @@ -19,6 +19,7 @@ properties: - renesas,r9a07g044-dmac # RZ/G2{L,LC} - renesas,r9a07g054-dmac # RZ/V2L - renesas,r9a08g045-dmac # RZ/G3S + - renesas,r9a08g046-dmac # RZ/G3L - const: renesas,rz-dmac =20 - items: --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f68.google.com (mail-ej1-f68.google.com [209.85.218.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B87A42EEB9 for ; Tue, 20 Jan 2026 12:52:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913562; cv=none; b=a4n08mHIFt9ip4Lj8yP6g17eExOHHnPiL5t9l3eSpRv8bWDyrvX7aRGsleWW1278xhO9QMW8EJBncOxiss43YJS+hmFCNnA2ZqlXqTImZOgbCb2T/Zy5wgVRhqTGTqL8APMu+25NCzKRzRBIx8j3Zc2hqoeB+O0RA8vSiQQU9hA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913562; c=relaxed/simple; bh=EQgwPx4CoI62AfbaaKeHd9Knq7LJDxSoljXeEUvMeTA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pFS1uIDnb4SfJKG1Q42n41zg89vW969JkE9SkQDCQgudXDCek/gz4lWGtsftQLXnAPLNjKZtPIYsqf6HWo7ZoHcnsnAv2QeyQPfiVBfIx/tz5UOMsVT71ptJ/no0i0HuJSur/4tbKtbvw+U0XH6/2YsE/ERdj2ZY/4FBO5gFLI4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=KfjNRXIe; arc=none smtp.client-ip=209.85.218.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="KfjNRXIe" Received: by mail-ej1-f68.google.com with SMTP id a640c23a62f3a-b87124c6295so735499866b.3 for ; Tue, 20 Jan 2026 04:52:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913557; x=1769518357; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LPgxyg9G76/sx4czSUJY3/AVEyCMG06p1zf4yLzzaHk=; b=KfjNRXIeepSKFXNPp7VbUpsYdYLTX1RL9j7rWQDYUevR0ux6pZ+2XePvFTtIjtCWyO tsz5IJWfaTPd9W78xjO/znFhEPWzcGMc+rI71dhTTyl1ESKkZ12YBjwbD8/DvGLlyupp bhmJ+R35elE+wnHQOlj6Fztid8QHTCHNGCxQ7BFWHga+hvzcSX6EnQdqvLrJ8aSbedj7 ZtFVVSkXD4soQQQKSPqxYMMUD3e9vhKO+4Bchw/km0S0h8R2WxM9F8OGibkwsZLLa3cT 3Fthop3XCK4hbWlmRp5UZzBIJPbdohSxywoKUTTPy93bis/8xzwrMD/3j4TssMZpBpR6 8vhQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913557; x=1769518357; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=LPgxyg9G76/sx4czSUJY3/AVEyCMG06p1zf4yLzzaHk=; b=Kic7OWWLZzdrgvhIG03xtOFnDTSZEEiyjRknrhvZ50bQP0NDJ6Ku+Ph8Rd3ZDhkJ8/ gcWM07m18zGUTVO26p9HrWDr4zusKxUtJ7M0qKK81bqOW+niglhCwVx8X+pu6tSwEyGb hl2mq2imiZQxJSKlzCxuqBXM19qaRYncAxL8map3ihdmkUvhHWY8r0odpmuHHhWlBTfW f/C3h+NnU7DUqC/Rzz6C3eerB0i3IaorEhuLXkyGOBz0OgyLfkKMYHb3FyWoh+1fBGcG hjjupiLdEBsNGino9VcJVS5SuJ5vwy4vKV+gi8gr6wyQRE0ES6g34YGuP0SrAA4ek3xf JXRQ== X-Forwarded-Encrypted: i=1; AJvYcCWXqcfA0e1PqdNYzq23t+W8M90t4N/wxq3PiTKZYYlKA4ZSF3jfMYDwCRIvpK6PAAae7ALd8zyW2G9i8Qs=@vger.kernel.org X-Gm-Message-State: AOJu0YxD81C7jLGuvnEyRU0+845fmVsh+W40q51BhI4kCSMfroVZV0+c PTAa6/4Mfd0CIn8ZlSrkY0MV0Lqt9i1ja/ltFky5tUiweurCqCUxvaUw X-Gm-Gg: AZuq6aIGplQZ5WFfD050IOSKtnVvYZ2RxftmxV9qvJQHNCa0QjYdJaDGzstuOu7ZLFz DICX/zAMBFzFxG2NV5iMZkSRMzMwihYtJQhdo0X0pmFCfVIMxtSTLNH3KX+3HbVw8nt+C/gUM4p WQNJ8WNS0i/2SI/lWAj5igY2TUoWj3qJ6200r/WyfVevlbLfuJlK5JMdOqoj2/SC4vmgEYcxBJ/ GnbdNuGumE7l75M7FUzB4ksg27wZkvfHHQuRwBsGf136+E0gG5Q1F6OuVmPW7ve6w6O1qENcag7 f0Uyi5QcnIe5OPpMXrYIqXhnAdo7AuaTlw4fAngjlw5n0pOU8irXcyoBd+vNdhzNlPlwkQl8gcw KBFpaNH3oShpISCUg3TMzdR6YZHCT7SqxkTv2Rzt0j+/xCH7t8ho7PIjwltQlJMNYDXQEbAPwp1 EJ4UOZf2+oM09BvNCzpDEHV+7ZqTjWEDUlRB4= X-Received: by 2002:a17:907:80c:b0:b80:3447:e0c0 with SMTP id a640c23a62f3a-b87932b8d3amr1153946566b.62.1768913557168; Tue, 20 Jan 2026 04:52:37 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:36 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 03/12] dt-bindings: soc: renesas: Document Renesas RZ/G3L SoC variants Date: Tue, 20 Jan 2026 12:52:14 +0000 Message-ID: <20260120125232.349708-4-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document Renesas RZ/G3L (R9A08G046) SoC variants. Signed-off-by: Biju Das --- .../devicetree/bindings/soc/renesas/renesas.yaml | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml b/D= ocumentation/devicetree/bindings/soc/renesas/renesas.yaml index f4947ac65460..be61a71c7305 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml @@ -548,6 +548,15 @@ properties: - const: renesas,r9a08g045s33 # PCIe support - const: renesas,r9a08g045 =20 + - description: RZ/G3L (R9A08G046) + items: + - enum: + - renesas,r9a08g046l26 # Dual Cortex-A55 + Cortex-M33 (14mm = LFBGA) + - renesas,r9a08g046l28 # Dual Cortex-A55 + Cortex-M33 (17mm = LFBGA) + - renesas,r9a08g046l46 # Quad Cortex-A55 + Cortex-M33 (14mm = LFBGA) + - renesas,r9a08g046l48 # Quad Cortex-A55 + Cortex-M33 + GE3D= /VCP (17mm LFBGA) + - const: renesas,r9a08g046 + - description: RZ/V2M (R9A09G011) items: - enum: --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f68.google.com (mail-ej1-f68.google.com [209.85.218.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 837AF42EEC0 for ; Tue, 20 Jan 2026 12:52:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913563; cv=none; b=OyhXLA6LUjNRkreQ+gA84YKl2DUCQBhkyQXxn14pgIdPCve4ur6Q3OdBXHh7kjJ3gePvOAmD/7ej+DPcS3ysYmeNb98aX7lTinhS//ObEgAtc6SCiDWag+BRksJzn2hVAhLUaB4PWn+n9nOlnurygx+aVJxtlaQlcMXZnTGQzMI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913563; c=relaxed/simple; bh=NUP4S2e0rAEvCxRQmN0e8hqzkSj8E4T0Gk8mFGz1ZCk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=t/5u1yLLSbSZ869d/OMoYArH9Frya528cMwYz7XPLnrR1JWyytYR0vMQXNBBqL1CawiizNI5h2aC3efrDP+6t/JqgOJ/YkuVk1CymfDZWkz+NXSTu/vPfRaOeqbw3attvnnqLkWO+Xoxf8ycHPdMrIZvNpMzeqtpJdTALRj1Z+g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=g/k3xkz2; arc=none smtp.client-ip=209.85.218.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="g/k3xkz2" Received: by mail-ej1-f68.google.com with SMTP id a640c23a62f3a-b871cfb49e6so851213266b.1 for ; Tue, 20 Jan 2026 04:52:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913558; x=1769518358; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Jk5TQzTIH9mekPdLOtiL2KHB+fOdZ2v2/AkjbsDkvD0=; b=g/k3xkz21zdqbGMEjhC+TMcYHBNw/WBUag5pNZzXcr0NO3H/b146Zo7Ex4tNJ/9giB hvgxmFE1o7xAi9F6/IR/YHPffqooIyzY9Qts82yfGyJDvX/fu3bg4w+Wrz6mwMTUKoJ2 T8Hr0wbSfkSzAvG3/d4SHOfjfDLmlyEf0p7HBaXRKQXtDziMjjUCU6oJNKvdNb5rVxFP SSyZ7k/gHl0MNDKKH2Xre4m0vYEH+BalztQylEFV9ZzS6PEPmSWx9U0GbaNyFlRCx4i+ 0MyJwy9+38YfTpXQeOPHhiNSYLmLJymvNZowtIzyjjhKJxCra3REt4kjkbdy15fMqDzn EbWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913558; x=1769518358; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Jk5TQzTIH9mekPdLOtiL2KHB+fOdZ2v2/AkjbsDkvD0=; b=hlgZ5pvsZvJ30jpqpyYHmScIIXBS3Y0/ZiYAeLLHUtBYuodII0NpIQoKS2lMyYGhJa ez/rFsJ4JUAZEHEwKzWA+9K5p6DTlME5mf5iDoRaMoyZfsFHDMg/0mFyanM9x/BNF44a dYuUfQB/5B6Rq4H1njK/nBnYM7vANwgS8MCwFbuE89DEnMXyA2cA8yXwhHSfuorWXbL7 nL5jUr09BRQYyRZny9dbNX0XPGH5UwzBUajMI1JReoGrkoBjH0Mxs2ukWyKPWQxUDLCu T88BTaNOGTXdR6DuGVS9DVtNIu/YrKPP/1J467r9PKsdvu5EPyxqciYmgAZyIji0USmI dbPQ== X-Forwarded-Encrypted: i=1; AJvYcCU1Y+wIPP4uNVQGz9C/oCG/YByC08DmWdt19lfUBo8AzUwxZB3M+1CvBmTi1DSXhAei9j7AtYjTukTVQqs=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1t7TS+sUOk2xfXPmJgSJhhAnQF40kIkFiVn2jgOhF00yuAO4g NZTBGkPkhoHYvQO7gX598egJzuUSnbsBadd+1vmDgEN9u8RbnhqZb4mT X-Gm-Gg: AZuq6aLV+/NUDdeh6M1TjD0U3DHilvfHd0tlWPCzYshEhbilKO3cfQvjTa2wGaI4Uj7 53BR8R8SHsIRRd/zSrBt2ZCDtZJ/0j4vTOrUQ/89+QwQOdenygRV8fdeZ8bgFXbfFYwheSVA1pf 1iSEYKMbXIMwPEwh/GfSB/W6aRlbQAsozmXynjcfjlf/3hqSPcsQ1FnuxcgyhMxG7PYpiHtwx+K XR3tpfPHoP9eKoStVbl4IlMAJAoCEpsmRxY3ztKBVDg3T6ZYllPU+daEHzYSI6V4fZV7qjupmWE /TZbs7ky2L1eo2lPV3nrRFkMA4baFLCimkXUsJqBQZG3h3qi93b2TtslTK5hMwEE5mIIy0HaE/4 luR/3vGWadOBD7oNGp5AmchTGWkRHkNVyj7z6tuHN2hLBchm+Ql3iHp0SrFI8+FMfkZtaCwj3Yt NGjnGi/4w1LQGp+sHyWfXezdtSdlfg5hKCxPPINtPSLl4FHA== X-Received: by 2002:a17:907:3c87:b0:b87:701d:342d with SMTP id a640c23a62f3a-b879690c555mr1312760866b.21.1768913557686; Tue, 20 Jan 2026 04:52:37 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:37 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 04/12] dt-bindings: soc: renesas: Document RZ/G3L SMARC SoM and Carrier-II EVK Date: Tue, 20 Jan 2026 12:52:15 +0000 Message-ID: <20260120125232.349708-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the Renesas RZ/G3L SMARC Carrier-II EVK board which is based on the Renesas RZ/G3L SMARC SoM. The RZ/G3L SMARC Carrier-II EVK consists of an RZ/G3L SoM module and a SMARC Carrier-II carrier board. The SoM module sits on top of the carrier board. Signed-off-by: Biju Das --- Documentation/devicetree/bindings/soc/renesas/renesas.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml b/D= ocumentation/devicetree/bindings/soc/renesas/renesas.yaml index be61a71c7305..201d15dd30f2 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml @@ -550,6 +550,10 @@ properties: =20 - description: RZ/G3L (R9A08G046) items: + - enum: + - renesas,smarc2-evk # RZ SMARC Carrier-II EVK + - enum: + - renesas,rzg3l-smarcm # RZ/G3L SMARC Module (SoM) - enum: - renesas,r9a08g046l26 # Dual Cortex-A55 + Cortex-M33 (14mm = LFBGA) - renesas,r9a08g046l28 # Dual Cortex-A55 + Cortex-M33 (17mm = LFBGA) --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f65.google.com (mail-ej1-f65.google.com [209.85.218.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 834FB42EEBF for ; Tue, 20 Jan 2026 12:52:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.65 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913563; cv=none; b=BGRyY7yOdk/iup1p1pdWs8pzSaCzAVnNYPNrRN4by+Iw7j5ZShMEdpipsIsZJH7LO5Znk3OUOFfVynkjT3Em2j5cd9kLlv1i3kuHRPPW/ahEwJY04233pTB5vYopFNIWrT6hYO6SOHh9q4ql3+yUp9+IulG9ZT5PuQoljsp5Tjc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913563; c=relaxed/simple; bh=XZ2bJVtApcunkQJ+ZcmoYT6hY8nmcZSiai50sivYXco=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UnOIAYtZRqd99ugJYSfnJcM10E5HZuw0tOqaLAFtHL/t/6ooyEQvgoExS75LBKgSSb2IQaGi8rwlqMjrQ4LR1JmpJ7tP40yoH7tdgEcqu8vkFoLmU0CLCPtVwgqK/5i0eC7KZw62p4g0orUA4srD4WN6TWkWkkQCDFmKcX4yhbU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gjC5Rwm9; arc=none smtp.client-ip=209.85.218.65 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gjC5Rwm9" Received: by mail-ej1-f65.google.com with SMTP id a640c23a62f3a-b870732cce2so810933166b.3 for ; Tue, 20 Jan 2026 04:52:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913558; x=1769518358; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hVwkPEr3F26ihv8o6A6abL1apqiuDiV/AwZGXoykHlA=; b=gjC5Rwm90ttyyiFQ5K4K+L9GTZ7G3O5UaYDDOVMKyabwEpHe4nEB+4fCLSUJdDz4gV aQLXIjr023G0Anj3qP4GpBmKBVZ49YcM39vGURiQaeMw8jufCUPPLlBL2d5K3XkHJ1QB C1T55YX3nlcfhpXXmyyFnm+6GnTxz+pallkYulWu5FelzaM0tbOJwZNoxgkzFifpB472 XF0q496t1K78nVu3LkukijINB4uAwBUwb3Ov6dM+3M10DxrB0o6KFRWTDZrOkr1K7tCS im+DKtcizdk+p3C23UO5u9ZLJGiPr6grPn/eN8v6SWDBmNajm0kdK1IKLBx+ssvf5RxD C2+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913558; x=1769518358; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=hVwkPEr3F26ihv8o6A6abL1apqiuDiV/AwZGXoykHlA=; b=QpewF4zWoWM+23L8twdBWT3OucZKhjRL2kQRlmsdRB0fsL4qr0dul0jk3wIjGpCDnN EK+y/GkGGZZjt3qnidYEK6hTDuViIYcIKpZAagdTQ1ZlqGR1KXJGlENCBYP/3qzxnIf0 gu7b0FSPxvpqKypk3eefYFYguLifHcurODACqP4QHyjjRtKhgMSVYh6+CDXBpLIVVvgd aWugVe9UKZd5CebiZB28tekKg/9eTXZ8ZqU7/YjMlYIFdemopsFGvh81oE0xyIr955Wi nBY19yCMkzrqtZJ3hi7El1/fVQz+qczOTLIMNzgEvDf/2h3ze4jzkda4eeuPH8a+OSA9 nPKw== X-Forwarded-Encrypted: i=1; AJvYcCVzN1tKbEly30AOJkRPWrsgDEj1WzJ9oTHmVw2b0dizpB0+e9xtzN422rgo48pyMmey1IrgqhS2V+FOoP4=@vger.kernel.org X-Gm-Message-State: AOJu0Yxez1ohSJGlE4SAhNHXiiZRZ+9icBeJH7KJddo0V+mNTV4F6rnZ 7FD9IqIe1arAJjGYdQC6DSLgwc97V6kw7I5R4f54ogrvvSBO7hlS/HvS X-Gm-Gg: AZuq6aI53WWxVIofa35BrpL0Mw5ju5XJIbMyVm/IMZYJJ1ydJjrrh5xKcjOsoGgcIPy Vm7M+PBZ4J+l2030y+5hjqspUFSlTlozQ0US+78tFyX0emZ+lT0HU1tlDwDG7cXE/WaN/KBgmNJ OL2+aoniKAGtgK4eU7P1dc9UdZVqWJpsxn4KZbenYbFCsD3hqQKonkl2v2EMTzMNVg3Hd0tJJt3 gwfJKfPxP3qR/dPnSDP8duhP2VbUTYcMT/VlxDF2ggTs0Lv23f7GMCzDJjfWX+JIxAcu55i7KW1 TNO/s3yiAg2gzvqk31g7qFIJSgE17TAIZXqWvlHjzhjNdCTlMxdxRuJfR+Njs2Xm4QySbzz2hie Lh91d6stEdmvECtMqEkgqgYatfrYhdsOd26jJ8JYXfHZx8eaIch7Uy3L4bPbU4P2+tnlTV9VOqH 8h9tFglsM27rGetHp9Je4EeTPL6P2TCzEAEf4= X-Received: by 2002:a17:906:478f:b0:b84:2023:8fb2 with SMTP id a640c23a62f3a-b87968b6ad2mr1127034566b.5.1768913558253; Tue, 20 Jan 2026 04:52:38 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:38 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 05/12] dt-bindings: soc: renesas: renesas,rzg2l-sysc: Document RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:16 +0000 Message-ID: <20260120125232.349708-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document RZ/G3L (R9A08G046) SYSC bindings. The SYSC block found on the RZ/G3L SoC is similar to the one found on the RZ/G3S. Signed-off-by: Biju Das Acked-by: Conor Dooley --- .../devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sy= sc.yaml b/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.= yaml index 4386b2c3fa4d..94ae72eb8fb6 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas,rzg2l-sysc.yaml @@ -24,6 +24,7 @@ properties: - renesas,r9a07g044-sysc # RZ/G2{L,LC} - renesas,r9a07g054-sysc # RZ/V2L - renesas,r9a08g045-sysc # RZ/G3S + - renesas,r9a08g046-sysc # RZ/G3L =20 reg: maxItems: 1 --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8F10B42EED0 for ; Tue, 20 Jan 2026 12:52:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913564; cv=none; b=ZqAza66LziF/+0tHkvXHQM/+PH4laq16vhXd29gaWoNZhOneaX4MaAc0LiLAvA84kbsDeHmcQH0AcvGHGzXPNJ1MERQoJToIkbM44znEmfSGtXAh6KepwEFL53fu8wH9Em2+tSKpK0tg3X5Tt9l5RrhjiNRqYuyt1lwqa1SEdnU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913564; c=relaxed/simple; bh=PLQFcz6fBg/O5DbM/xCTgK/S2z2lI+sDie+DPiBxM7g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Jt+KN4huHtmkLyfT4vFqx1hh+PCENQQ/1HLAB9TnvN0Vi/BehO0fOqs3OBrjX62BGmTVaMCjDU2Nho2u3tTZDXbhlXV+vcoyglmAAdWcKd7evP2ixZoonXXOdh9uXPdcBMCJXa5dAQWvZmeiZxrR5hyctqGBGDf60R3+fc8DL34= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JGKQxzSy; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JGKQxzSy" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-65807a2012fso550446a12.0 for ; Tue, 20 Jan 2026 04:52:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913559; x=1769518359; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ubul1lntS+me4eq8/yn7DWd1axBIj6sOw7q+IlvVeQg=; b=JGKQxzSyTvKq4FBm8fmHxwiz2XuVFRnd7m/r44a5QfpEghjbLSIlY4nTEjNKwnkzKa XNHA+2jhGaCfvWWx/xfrCTKMtHIrJB0TTFFzzxyzLKLe59nPI5IatGThCbnjJLgi1fMa 5HJ5HxB65Pu4EKBUHT5Am+h7bYkugCb/WwlDJb2jGo85S/iSmkd5Dv1wQA8EvqDUnTMu YwFm4XAOn/xM8V821+pcytSBeumM/Jg/fztBVrY9zjtwrS81rt1d7lkb2B1ku4ypkw1f x5qevr6nYAUD+PQoehuUkZq2SFewYlqlzC40H7HcB0+BkQ4zKLLuXMkVjirGdc5j//oY DFWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913559; x=1769518359; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ubul1lntS+me4eq8/yn7DWd1axBIj6sOw7q+IlvVeQg=; b=ahkh3k48eARJ3HZ7X5gOnQy2ZYATuh9wsmumuiZYN5YT/o4FdBmwq1vCS4lvdrmdXk HdleZTGHwjhV/+4cNQ7nSR69Z1lz20wFZhUdHTX2Sa4lDaMGvyv6KxeYpMGs8jpSRZA/ m5L05wbPgQgp4eiEhP3SzvbZ8rmCb1Q0u32S7HqKtvisw0Nw9F/ZScRQO4cKwMs345mg NuQyfTShXK87dq4He/TqhMJk3IxijfonjKeQOMPKpQEQyNRDQ9GXJ+Lz4GSopmQMRRh/ OYaIgAwayfbrv/hjaKQHE4+UqPWDNMnB755QfGDJJ+PwF/C2FhXkySr4Cy9N9i5TcPZs f2fg== X-Forwarded-Encrypted: i=1; AJvYcCXtMaPsd5hAhT2UpCIDi0BXC67J4IUh1euoiLiRLE/BbwALKhJ3reNe5i2HcK562GXy0ki1lRx4e2mz9zw=@vger.kernel.org X-Gm-Message-State: AOJu0Yz85MWuV7UhVJ70xqNoS4Ph9w3ZEwDF8wd9Qei7IuVlqYW5csJ2 A2XhdUpyow5DDDHa5JunQCg6I8Gi8K56CHgdwcuoIFhKVJFQw60bCJPi X-Gm-Gg: AZuq6aIEhfM0tI84p63i/w0tVYUVDc6FszOxRTqaCzXE7bpAQVbBkWgrriM7Z/W9WMW y2dPudljcXjB5+PgAPNGS03MXnUyjMTrHztb2nB3CphISOWgGiFPZcUHcevPU5VizQmqLS6ci6e xEpaG6A3PTsevZX2JHO2Up6FJGAbiWSyyRowa98yRfcqP8nIbJ7EumJixff4LVLjsUX6ULo01Pw wyg6DxgaNUfMYGiw3u+4hJKCfjyG32TmcHQoQ3MCcwd4CQMwRgJrXnkbE+wY7vev9T0JvdlPMBk wln35VZJ131aY0uh9o2OCeLsGp/5PkUNBRYJ2n9Ay8Afs7uFJ9dcry35eQYe06Yhou9+SSdDT6f 0C+vdzu/DS4xEbWkmGLVT9SOEphApQttoqvpa+r0Esjpy/isRxuVwlusgSDfdGmDC4JMZA3c8Sc p1r3PV2V6psjUZhyB/Id8lN86PgX/Ev29Aj+0= X-Received: by 2002:a17:907:fd17:b0:b87:bb45:bd58 with SMTP id a640c23a62f3a-b88002927b8mr183104566b.24.1768913558859; Tue, 20 Jan 2026 04:52:38 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:38 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 06/12] soc: renesas: rz-sysc: Add SoC identification for RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:17 +0000 Message-ID: <20260120125232.349708-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add SoC identification for the RZ/G3L SoC using the System Controller (SYSC) block. Signed-off-by: Biju Das --- drivers/soc/renesas/Kconfig | 12 ++++ drivers/soc/renesas/Makefile | 1 + drivers/soc/renesas/r9a08g046-sysc.c | 91 ++++++++++++++++++++++++++++ drivers/soc/renesas/rz-sysc.c | 3 + drivers/soc/renesas/rz-sysc.h | 1 + 5 files changed, 108 insertions(+) create mode 100644 drivers/soc/renesas/r9a08g046-sysc.c diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index 1e50dc7c31cd..26bed0fdceb0 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -390,6 +390,14 @@ config ARCH_R9A08G045 help This enables support for the Renesas RZ/G3S SoC variants. =20 +config ARCH_R9A08G046 + bool "ARM64 Platform support for R9A08G046 (RZ/G3L)" + default y if ARCH_RENESAS + select ARCH_RZG2L + select SYSC_R9A08G046 + help + This enables support for the Renesas RZ/G3L SoC variants. + config ARCH_R9A09G011 bool "ARM64 Platform support for R9A09G011 (RZ/V2M)" default y if ARCH_RENESAS @@ -474,6 +482,10 @@ config SYSC_R9A08G045 bool "Renesas System controller support for R9A08G045 (RZ/G3S)" if COMPIL= E_TEST select SYSC_RZ =20 +config SYSC_R9A08G046 + bool "Renesas System controller support for R9A08G046 (RZ/G3L)" if COMPIL= E_TEST + select SYSC_RZ + config SYS_R9A09G047 bool "Renesas System controller support for R9A09G047 (RZ/G3E)" if COMPIL= E_TEST select SYSC_RZ diff --git a/drivers/soc/renesas/Makefile b/drivers/soc/renesas/Makefile index 33d44d964d61..655dbcb08747 100644 --- a/drivers/soc/renesas/Makefile +++ b/drivers/soc/renesas/Makefile @@ -7,6 +7,7 @@ ifdef CONFIG_SMP obj-$(CONFIG_ARCH_R9A06G032) +=3D r9a06g032-smp.o endif obj-$(CONFIG_SYSC_R9A08G045) +=3D r9a08g045-sysc.o +obj-$(CONFIG_SYSC_R9A08G046) +=3D r9a08g046-sysc.o obj-$(CONFIG_SYS_R9A09G047) +=3D r9a09g047-sys.o obj-$(CONFIG_SYS_R9A09G056) +=3D r9a09g056-sys.o obj-$(CONFIG_SYS_R9A09G057) +=3D r9a09g057-sys.o diff --git a/drivers/soc/renesas/r9a08g046-sysc.c b/drivers/soc/renesas/r9a= 08g046-sysc.c new file mode 100644 index 000000000000..fd98df196d0a --- /dev/null +++ b/drivers/soc/renesas/r9a08g046-sysc.c @@ -0,0 +1,91 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L System controller (SYSC) driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include + +#include "rz-sysc.h" + +#define SYS_XSPI_MAP_STAADD_CS0 0x348 +#define SYS_XSPI_MAP_ENDADD_CS0 0x34c +#define SYS_XSPI_MAP_STAADD_CS1 0x350 +#define SYS_XSPI_MAP_ENDADD_CS1 0x354 +#define SYS_GETH0_CFG 0x380 +#define SYS_GETH1_CFG 0x390 +#define SYS_PCIE_CFG 0x3a0 +#define SYS_PCIE_MON 0x3a4 +#define SYS_PCIE_PHY 0x3b4 +#define SYS_I2C0_CFG 0x400 +#define SYS_I2C1_CFG 0x410 +#define SYS_I2C2_CFG 0x420 +#define SYS_I2C3_CFG 0x430 +#define SYS_I3C_CFG 0x440 +#define SYS_PWRRDY_N 0xd70 +#define SYS_IPCONT_SEL_CLONECH 0xe2c + +static bool rzg3l_regmap_readable_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case SYS_XSPI_MAP_STAADD_CS0: + case SYS_XSPI_MAP_ENDADD_CS0: + case SYS_XSPI_MAP_STAADD_CS1: + case SYS_XSPI_MAP_ENDADD_CS1: + case SYS_GETH0_CFG: + case SYS_GETH1_CFG: + case SYS_PCIE_CFG: + case SYS_PCIE_MON: + case SYS_PCIE_PHY: + case SYS_I2C0_CFG: + case SYS_I2C1_CFG: + case SYS_I2C2_CFG: + case SYS_I2C3_CFG: + case SYS_I3C_CFG: + case SYS_PWRRDY_N: + case SYS_IPCONT_SEL_CLONECH: + return true; + default: + return false; + } +} + +static bool rzg3l_regmap_writeable_reg(struct device *dev, unsigned int re= g) +{ + switch (reg) { + case SYS_XSPI_MAP_STAADD_CS0: + case SYS_XSPI_MAP_ENDADD_CS0: + case SYS_XSPI_MAP_STAADD_CS1: + case SYS_XSPI_MAP_ENDADD_CS1: + case SYS_PCIE_CFG: + case SYS_PCIE_PHY: + case SYS_I2C0_CFG: + case SYS_I2C1_CFG: + case SYS_I2C2_CFG: + case SYS_I2C3_CFG: + case SYS_I3C_CFG: + case SYS_PWRRDY_N: + case SYS_IPCONT_SEL_CLONECH: + return true; + default: + return false; + } +} + +static const struct rz_sysc_soc_id_init_data rzg3l_sysc_soc_id_init_data _= _initconst =3D { + .family =3D "RZ/G3L", + .id =3D 0x87d9447, + .devid_offset =3D 0xa04, + .revision_mask =3D GENMASK(31, 28), + .specific_id_mask =3D GENMASK(27, 0), +}; + +const struct rz_sysc_init_data rzg3l_sysc_init_data __initconst =3D { + .soc_id_init_data =3D &rzg3l_sysc_soc_id_init_data, + .readable_reg =3D rzg3l_regmap_readable_reg, + .writeable_reg =3D rzg3l_regmap_writeable_reg, + .max_register =3D 0xe2c, +}; diff --git a/drivers/soc/renesas/rz-sysc.c b/drivers/soc/renesas/rz-sysc.c index ae727d9c8cc5..0d3b7f52f846 100644 --- a/drivers/soc/renesas/rz-sysc.c +++ b/drivers/soc/renesas/rz-sysc.c @@ -88,6 +88,9 @@ static const struct of_device_id rz_sysc_match[] =3D { #ifdef CONFIG_SYSC_R9A08G045 { .compatible =3D "renesas,r9a08g045-sysc", .data =3D &rzg3s_sysc_init_da= ta }, #endif +#ifdef CONFIG_SYSC_R9A08G046 + { .compatible =3D "renesas,r9a08g046-sysc", .data =3D &rzg3l_sysc_init_da= ta }, +#endif #ifdef CONFIG_SYS_R9A09G047 { .compatible =3D "renesas,r9a09g047-sys", .data =3D &rzg3e_sys_init_data= }, #endif diff --git a/drivers/soc/renesas/rz-sysc.h b/drivers/soc/renesas/rz-sysc.h index 88929bf21cb1..921ee0d26c47 100644 --- a/drivers/soc/renesas/rz-sysc.h +++ b/drivers/soc/renesas/rz-sysc.h @@ -46,6 +46,7 @@ struct rz_sysc_init_data { }; =20 extern const struct rz_sysc_init_data rzg3e_sys_init_data; +extern const struct rz_sysc_init_data rzg3l_sysc_init_data; extern const struct rz_sysc_init_data rzg3s_sysc_init_data; extern const struct rz_sysc_init_data rzv2h_sys_init_data; extern const struct rz_sysc_init_data rzv2n_sys_init_data; --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f67.google.com (mail-ej1-f67.google.com [209.85.218.67]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF59842EED3 for ; Tue, 20 Jan 2026 12:52:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.67 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; cv=none; b=tOSMtqbRssGSfr8NaaqatDGLHGkWPHLard/JlqckTN1Vhdi5msJuPjwgb8jZar+YTot/4BzXVw0sbv8fgsYq/AYpQDQc/s0BnJCzVokJeKK8XTx68T0NWkjlr0U6zpri4XScH4emVqiryfJ0OSHBjRyY7JxRuM6VuWk0u+mGbf0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; c=relaxed/simple; bh=K4xSVjQ5mnK1kiszxhrkBfm7/qY+r2b2+frDRdsXQ8E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SNeZtmRCrCJt1rrvlGlUBg3JidJKQ6f+al9hCEDKduZTrdXDB8TIiCgiDAXx0wiMCwUkKFa/EpR0hs0SjcA+dMoX6VhpyMKMUWWmiVm+0AyumSIIGyNta8aPydFmchHmYSKXTnue3twAqoIw3nKDUNsChLw+xXxGugwicoXqLKk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=C9W/hQip; arc=none smtp.client-ip=209.85.218.67 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="C9W/hQip" Received: by mail-ej1-f67.google.com with SMTP id a640c23a62f3a-b870732cce2so810936366b.3 for ; Tue, 20 Jan 2026 04:52:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913560; x=1769518360; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PIR2QLlr6qXxhSTAxff09jiUqxRcSNuLdPjV2JesBrY=; b=C9W/hQipW0HOAZ52qSCvjSFaMkMeOvLAlw5QYRudRYoXCA9wFckwOIg0I/c1EKczZ8 J+9mIf6Q6bPGTLSyc3sbai8Gdpfxj9UjMJjc2LjpCLndkpIVVjSUoKSJMajLKmSN8tIo MH54atm/XEikpQBLFwthA/LTot5MgmO7ZQTe8T8GnIZfsgDbwGU6hUce2xMRDCG+TJb/ SCc9twvS9L43+kUZeFtSOMA37YXp6g4Q4vVe+CNZ/Y7NbPCf5GOvrn40MPUN+490HcOu Qb6zp7Nyu75KGjqFlkgM37WmxJjUNF71ZHONZAY9gmzO2pz8vX6SMfrl1FdRSN8vgXVx +w4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913560; x=1769518360; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=PIR2QLlr6qXxhSTAxff09jiUqxRcSNuLdPjV2JesBrY=; b=bkbgLuwvbtbmif0/UYvgupIPPlk1+AemdEaoddlbj6C1mwfBJJATZinIGH2tlEB95a 1jQOtqkXtZESbX2zmfESP9nThF4134P2yoCdR7B+tCyWq4So8oN2yFrlVXoiyUATrAEN m1b9Z9X8/4x7uEk4TWRNoTAPr/lixpWkq11xcEb2YUn2g8s1AOBNItUBznDYKuMe8yJ7 xZSXfBCj9IJ76ds9z8H4/8CkryEiWDwjl30yEmCKCymw6CA4A8iNkRr6HCuNCVqr9ZZl ixVSurqTaqefMYahSSd0g1LlVN0JSz4PugxoyhlIlwvumh+cXilznW0TttKcUyUTQWhT Xr0Q== X-Forwarded-Encrypted: i=1; AJvYcCUiGy5pQmJ9qS33uwmgzc6FVziY4UwkQey8ezq+1ef7cD8ovMTCX5NGuSoLBpEWP60U//rggN3Eqj8buzI=@vger.kernel.org X-Gm-Message-State: AOJu0YwZo5+marf6tUiKCH7RoVTWb61tmS6FUjyKJtwmCkU0bzIHzccU mPk03qZ6jA0T7clQVXd36RNkOb+DVHDk2zL0ZuojfR1bSHFnPjnjh7xyMqwYebaF X-Gm-Gg: AZuq6aLc8AcKkgusNLsBa3GKy1qUPAAqK+l1ZzyeWDHesY8oyWydb5urXWTJ5u/yajG VOZrzVqXIHqxtuht2NLXyYwYciQC1Hw7efG1CzC/sDFj7tw6Rtc3sx3vkntpw12qPk+m6UHmonN 2iZO/9eLJytDwrrm945vRnEJdETxpfGV1bFS/O2CyxcRTfXx7jBGQxPOEB6+TlOI8FOXDjs11Fv +LOHOzSbKrAjTws1BX9gerlc8fMcjdRhqKhY0Jflv9Haomqu9RrlVA2N4JViO2z0JqOTrTcRZbp xQlrY6IbNRSYqif7E2ka8afl7X5kH4Q91pOzgdYa4d13NM2WFakb3eouMnEIyE9Mt9JVqfHU2yx Tp5qu56pKWPuAFA5Yv1+9h+6TRpI5tJpyU+5SUF7iLd90NYYamrgEEBkA+JNryFz3lpLs4FEoz+ WetGJlbtfI/Qrie2UEzrwVbCnxQpRHBVxcsBA= X-Received: by 2002:a17:906:f5a2:b0:b87:b87:cdbf with SMTP id a640c23a62f3a-b8796b85d1bmr1241674966b.53.1768913559578; Tue, 20 Jan 2026 04:52:39 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:39 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 07/12] dt-bindings: clock: Document RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:18 +0000 Message-ID: <20260120125232.349708-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the device tree bindings for the Renesas RZ/G3L SoC Clock Pulse Generator (CPG). Also define RZ/G3L (R9A08G046) Clock Pulse Generator Core Clock, module clock outputs, as listed in section 4.4.2 ("Clock List r1.00") and add Reset definitions referring to registers CPG_RST_* in Section 4.4.3 ("Register") of the RZ/G3L Hardware User's Manual (Rev.1.00 Oct, 2025). Signed-off-by: Biju Das Acked-by: Conor Dooley --- .../bindings/clock/renesas,rzg2l-cpg.yaml | 1 + include/dt-bindings/clock/r9a08g046-cpg.h | 339 ++++++++++++++++++ 2 files changed, 340 insertions(+) create mode 100644 include/dt-bindings/clock/r9a08g046-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml= b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml index 8c18616e5c4d..318fb91e4f5e 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml @@ -28,6 +28,7 @@ properties: - renesas,r9a07g044-cpg # RZ/G2{L,LC} - renesas,r9a07g054-cpg # RZ/V2L - renesas,r9a08g045-cpg # RZ/G3S + - renesas,r9a08g046-cpg # RZ/G3L - renesas,r9a09g011-cpg # RZ/V2M =20 reg: diff --git a/include/dt-bindings/clock/r9a08g046-cpg.h b/include/dt-binding= s/clock/r9a08g046-cpg.h new file mode 100644 index 000000000000..d8304a73efdf --- /dev/null +++ b/include/dt-bindings/clock/r9a08g046-cpg.h @@ -0,0 +1,339 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ +#define __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ + +#include + +/* R9A08G046 CPG Core Clocks */ +#define R9A08G046_CLK_I 0 +#define R9A08G046_CLK_IC0 1 +#define R9A08G046_CLK_IC1 2 +#define R9A08G046_CLK_IC2 3 +#define R9A08G046_CLK_IC3 4 +#define R9A08G046_CLK_P0 5 +#define R9A08G046_CLK_P1 6 +#define R9A08G046_CLK_P2 7 +#define R9A08G046_CLK_P3 8 +#define R9A08G046_CLK_P4 9 +#define R9A08G046_CLK_P5 10 +#define R9A08G046_CLK_P6 11 +#define R9A08G046_CLK_P7 12 +#define R9A08G046_CLK_P8 13 +#define R9A08G046_CLK_P9 14 +#define R9A08G046_CLK_P10 15 +#define R9A08G046_CLK_P13 16 +#define R9A08G046_CLK_P14 17 +#define R9A08G046_CLK_P15 18 +#define R9A08G046_CLK_P16 19 +#define R9A08G046_CLK_P17 20 +#define R9A08G046_CLK_P18 21 +#define R9A08G046_CLK_P19 22 +#define R9A08G046_CLK_P20 23 +#define R9A08G046_CLK_M0 24 +#define R9A08G046_CLK_M1 25 +#define R9A08G046_CLK_M2 26 +#define R9A08G046_CLK_M3 27 +#define R9A08G046_CLK_M4 28 +#define R9A08G046_CLK_M5 29 +#define R9A08G046_CLK_M6 30 +#define R9A08G046_CLK_AT 31 +#define R9A08G046_CLK_B 32 +#define R9A08G046_CLK_ETHTX01 33 +#define R9A08G046_CLK_ETHTX02 34 +#define R9A08G046_CLK_ETHRX01 35 +#define R9A08G046_CLK_ETHRX02 36 +#define R9A08G046_CLK_ETHRM0 37 +#define R9A08G046_CLK_ETHTX11 38 +#define R9A08G046_CLK_ETHTX12 39 +#define R9A08G046_CLK_ETHRX11 40 +#define R9A08G046_CLK_ETHRX12 41 +#define R9A08G046_CLK_ETHRM1 42 +#define R9A08G046_CLK_G 43 +#define R9A08G046_CLK_HP 44 +#define R9A08G046_CLK_SD0 45 +#define R9A08G046_CLK_SD1 46 +#define R9A08G046_CLK_SD2 47 +#define R9A08G046_CLK_SPI0 48 +#define R9A08G046_CLK_SPI1 49 +#define R9A08G046_CLK_S0 50 +#define R9A08G046_CLK_SWD 51 +#define R9A08G046_OSCCLK 52 +#define R9A08G046_OSCCLK2 53 +#define R9A08G046_CLK_P4_DIV2 54 + +/* R9A08G046 Module Clocks */ +#define R9A08G046_CA55_SCLK 0 +#define R9A08G046_CA55_PCLK 1 +#define R9A08G046_CA55_ATCLK 2 +#define R9A08G046_CA55_GICCLK 3 +#define R9A08G046_CA55_PERICLK 4 +#define R9A08G046_CA55_ACLK 5 +#define R9A08G046_CA55_TSCLK 6 +#define R9A08G046_CA55_CORECLK0 7 +#define R9A08G046_CA55_CORECLK1 8 +#define R9A08G046_CA55_CORECLK2 9 +#define R9A08G046_CA55_CORECLK3 10 +#define R9A08G046_SRAM_ACPU_ACLK0 11 +#define R9A08G046_SRAM_ACPU_ACLK1 12 +#define R9A08G046_SRAM_ACPU_ACLK2 13 +#define R9A08G046_GIC600_GICCLK 14 +#define R9A08G046_IA55_CLK 15 +#define R9A08G046_IA55_PCLK 16 +#define R9A08G046_MHU_PCLK 17 +#define R9A08G046_SYC_CNT_CLK 18 +#define R9A08G046_DMAC_ACLK 19 +#define R9A08G046_DMAC_PCLK 20 +#define R9A08G046_OSTM0_PCLK 21 +#define R9A08G046_OSTM1_PCLK 22 +#define R9A08G046_OSTM2_PCLK 23 +#define R9A08G046_MTU_X_MCK_MTU3 24 +#define R9A08G046_POE3_CLKM_POE 25 +#define R9A08G046_GPT_PCLK 26 +#define R9A08G046_POEG_A_CLKP 27 +#define R9A08G046_POEG_B_CLKP 28 +#define R9A08G046_POEG_C_CLKP 29 +#define R9A08G046_POEG_D_CLKP 30 +#define R9A08G046_WDT0_PCLK 31 +#define R9A08G046_WDT0_CLK 32 +#define R9A08G046_WDT1_PCLK 33 +#define R9A08G046_WDT1_CLK 34 +#define R9A08G046_WDT2_PCLK 35 +#define R9A08G046_WDT2_CLK 36 +#define R9A08G046_XSPI_HCLK 37 +#define R9A08G046_XSPI_ACLK 38 +#define R9A08G046_XSPI_CLK 39 +#define R9A08G046_XSPI_CLKX2 40 +#define R9A08G046_SDHI0_IMCLK 41 +#define R9A08G046_SDHI0_IMCLK2 42 +#define R9A08G046_SDHI0_CLK_HS 43 +#define R9A08G046_SDHI0_IACLKS 44 +#define R9A08G046_SDHI0_IACLKM 45 +#define R9A08G046_SDHI1_IMCLK 46 +#define R9A08G046_SDHI1_IMCLK2 47 +#define R9A08G046_SDHI1_CLK_HS 48 +#define R9A08G046_SDHI1_IACLKS 49 +#define R9A08G046_SDHI1_IACLKM 50 +#define R9A08G046_SDHI2_IMCLK 51 +#define R9A08G046_SDHI2_IMCLK2 52 +#define R9A08G046_SDHI2_CLK_HS 53 +#define R9A08G046_SDHI2_IACLKS 54 +#define R9A08G046_SDHI2_IACLKM 55 +#define R9A08G046_GE3D_CLK 56 +#define R9A08G046_GE3D_AXI_CLK 57 +#define R9A08G046_GE3D_ACE_CLK 58 +#define R9A08G046_ISU_ACLK 59 +#define R9A08G046_ISU_PCLK 60 +#define R9A08G046_H264_CLK_A 61 +#define R9A08G046_H264_CLK_P 62 +#define R9A08G046_CRU_SYSCLK 63 +#define R9A08G046_CRU_VCLK 64 +#define R9A08G046_CRU_PCLK 65 +#define R9A08G046_CRU_ACLK 66 +#define R9A08G046_MIPI_DSI_PLLCLK 67 +#define R9A08G046_MIPI_DSI_SYSCLK 68 +#define R9A08G046_MIPI_DSI_ACLK 69 +#define R9A08G046_MIPI_DSI_PCLK 70 +#define R9A08G046_MIPI_DSI_VCLK 71 +#define R9A08G046_MIPI_DSI_LPCLK 72 +#define R9A08G046_LVDS_PLLCLK 73 +#define R9A08G046_LVDS_CLK_DOT0 74 +#define R9A08G046_LVDS_PCLK 75 +#define R9A08G046_LCDC_CLK_A 76 +#define R9A08G046_LCDC_CLK_D 77 +#define R9A08G046_LCDC_CLK_P 78 +#define R9A08G046_SSI0_PCLK2 79 +#define R9A08G046_SSI0_PCLK_SFR 80 +#define R9A08G046_SSI1_PCLK2 81 +#define R9A08G046_SSI1_PCLK_SFR 82 +#define R9A08G046_SSI2_PCLK2 83 +#define R9A08G046_SSI2_PCLK_SFR 84 +#define R9A08G046_SSI3_PCLK2 85 +#define R9A08G046_SSI3_PCLK_SFR 86 +#define R9A08G046_USB_U2H0_HCLK 87 +#define R9A08G046_USB_U2H1_HCLK 88 +#define R9A08G046_USB_U2P0_EXR_CPUCLK 89 +#define R9A08G046_USB_U2P1_EXR_CPUCLK 90 +#define R9A08G046_USB_PCLK 91 +#define R9A08G046_USB_SCLK 92 +#define R9A08G046_ETH0_CLK_AXI 93 +#define R9A08G046_ETH0_CLK_CHI 94 +#define R9A08G046_ETH0_CLK_TX_I 95 +#define R9A08G046_ETH0_CLK_RX_I 96 +#define R9A08G046_ETH0_CLK_TX_180_I 97 +#define R9A08G046_ETH0_CLK_RX_180_I 98 +#define R9A08G046_ETH0_CLK_RMII_I 99 +#define R9A08G046_ETH0_CLK_PTP_REF_I 100 +#define R9A08G046_ETH1_CLK_AXI 101 +#define R9A08G046_ETH1_CLK_CHI 102 +#define R9A08G046_ETH1_CLK_TX_I 103 +#define R9A08G046_ETH1_CLK_RX_I 104 +#define R9A08G046_ETH1_CLK_TX_180_I 105 +#define R9A08G046_ETH1_CLK_RX_180_I 106 +#define R9A08G046_ETH1_CLK_RMII_I 107 +#define R9A08G046_ETH1_CLK_PTP_REF_I 108 +#define R9A08G046_I2C0_PCLK 109 +#define R9A08G046_I2C1_PCLK 110 +#define R9A08G046_I2C2_PCLK 111 +#define R9A08G046_I2C3_PCLK 112 +#define R9A08G046_SCIF0_CLK_PCK 113 +#define R9A08G046_SCIF1_CLK_PCK 114 +#define R9A08G046_SCIF2_CLK_PCK 115 +#define R9A08G046_SCIF3_CLK_PCK 116 +#define R9A08G046_SCIF4_CLK_PCK 117 +#define R9A08G046_SCIF5_CLK_PCK 118 +#define R9A08G046_RSCI0_PCLK 119 +#define R9A08G046_RSCI0_TCLK 120 +#define R9A08G046_RSCI1_PCLK 121 +#define R9A08G046_RSCI1_TCLK 122 +#define R9A08G046_RSCI2_PCLK 123 +#define R9A08G046_RSCI2_TCLK 124 +#define R9A08G046_RSCI3_PCLK 125 +#define R9A08G046_RSCI3_TCLK 126 +#define R9A08G046_RSPI0_PCLK 127 +#define R9A08G046_RSPI0_TCLK 128 +#define R9A08G046_RSPI1_PCLK 129 +#define R9A08G046_RSPI1_TCLK 130 +#define R9A08G046_RSPI2_PCLK 131 +#define R9A08G046_RSPI2_TCLK 132 +#define R9A08G046_CANFD_PCLK 133 +#define R9A08G046_CANFD_CLK_RAM 134 +#define R9A08G046_GPIO_HCLK 135 +#define R9A08G046_ADC0_ADCLK 136 +#define R9A08G046_ADC0_PCLK 137 +#define R9A08G046_ADC1_ADCLK 138 +#define R9A08G046_ADC1_PCLK 139 +#define R9A08G046_TSU_PCLK 140 +#define R9A08G046_PDM_PCLK 141 +#define R9A08G046_PDM_CCLK 142 +#define R9A08G046_PCI_ACLK 143 +#define R9A08G046_PCI_CLKL1PM 144 +#define R9A08G046_PCI_CLK_PMU 145 +#define R9A08G046_SPDIF_PCLK 146 +#define R9A08G046_I3C_TCLK 147 +#define R9A08G046_I3C_PCLK 148 +#define R9A08G046_VBAT_BCLK 149 +#define R9A08G046_BSC_X_BCK_BSC 150 + +/* R9A08G046 Resets */ +#define R9A08G046_CA55_RST0_0 0 +#define R9A08G046_CA55_RST0_1 1 +#define R9A08G046_CA55_RST0_2 2 +#define R9A08G046_CA55_RST0_3 3 +#define R9A08G046_CA55_RST4_0 4 +#define R9A08G046_CA55_RST4_1 5 +#define R9A08G046_CA55_RST4_2 6 +#define R9A08G046_CA55_RST4_3 7 +#define R9A08G046_CA55_RST8 8 +#define R9A08G046_CA55_RST9 9 +#define R9A08G046_CA55_RST10 10 +#define R9A08G046_CA55_RST11 11 +#define R9A08G046_CA55_RST12 12 +#define R9A08G046_CA55_RST13 13 +#define R9A08G046_CA55_RST14 14 +#define R9A08G046_CA55_RST15 15 +#define R9A08G046_CA55_RST16 16 +#define R9A08G046_SRAM_ACPU_ARESETN0 17 +#define R9A08G046_SRAM_ACPU_ARESETN1 18 +#define R9A08G046_SRAM_ACPU_ARESETN2 19 +#define R9A08G046_GIC600_GICRESET_N 20 +#define R9A08G046_GIC600_DBG_GICRESET_N 21 +#define R9A08G046_IA55_RESETN 22 +#define R9A08G046_MHU_RESETN 23 +#define R9A08G046_SYC_RESETN 24 +#define R9A08G046_DMAC_ARESETN 25 +#define R9A08G046_DMAC_RST_ASYNC 26 +#define R9A08G046_GTM0_PRESETZ 27 +#define R9A08G046_GTM1_PRESETZ 28 +#define R9A08G046_GTM2_PRESETZ 29 +#define R9A08G046_MTU_X_PRESET_MTU3 30 +#define R9A08G046_POE3_RST_M_REG 31 +#define R9A08G046_GPT_RST_C 32 +#define R9A08G046_POEG_A_RST 33 +#define R9A08G046_POEG_B_RST 34 +#define R9A08G046_POEG_C_RST 35 +#define R9A08G046_POEG_D_RST 36 +#define R9A08G046_WDT0_PRESETN 37 +#define R9A08G046_WDT1_PRESETN 38 +#define R9A08G046_WDT2_PRESETN 39 +#define R9A08G046_XSPI_HRESETN 40 +#define R9A08G046_XSPI_ARESETN 41 +#define R9A08G046_SDHI0_IXRST 42 +#define R9A08G046_SDHI1_IXRST 43 +#define R9A08G046_SDHI2_IXRST 44 +#define R9A08G046_SDHI0_IXRSTAXIM 45 +#define R9A08G046_SDHI0_IXRSTAXIS 46 +#define R9A08G046_SDHI1_IXRSTAXIM 47 +#define R9A08G046_SDHI1_IXRSTAXIS 48 +#define R9A08G046_SDHI2_IXRSTAXIM 49 +#define R9A08G046_SDHI2_IXRSTAXIS 50 +#define R9A08G046_GE3D_RESETN 51 +#define R9A08G046_GE3D_AXI_RESETN 52 +#define R9A08G046_GE3D_ACE_RESETN 53 +#define R9A08G046_ISU_ARESETN 54 +#define R9A08G046_ISU_PRESETN 55 +#define R9A08G046_H264_X_RESET_VCP 56 +#define R9A08G046_H264_CP_PRESET_P 57 +#define R9A08G046_CRU_CMN_RSTB 58 +#define R9A08G046_CRU_PRESETN 59 +#define R9A08G046_CRU_ARESETN 60 +#define R9A08G046_MIPI_DSI_CMN_RSTB 61 +#define R9A08G046_MIPI_DSI_ARESET_N 62 +#define R9A08G046_MIPI_DSI_PRESET_N 63 +#define R9A08G046_LCDC_RESET_N 64 +#define R9A08G046_SSI0_RST_M2_REG 65 +#define R9A08G046_SSI1_RST_M2_REG 66 +#define R9A08G046_SSI2_RST_M2_REG 67 +#define R9A08G046_SSI3_RST_M2_REG 68 +#define R9A08G046_USB_U2H0_HRESETN 69 +#define R9A08G046_USB_U2H1_HRESETN 70 +#define R9A08G046_USB_U2P0_EXL_SYSRST 71 +#define R9A08G046_USB_PRESETN 72 +#define R9A08G046_USB_U2P1_EXL_SYSRST 73 +#define R9A08G046_ETH0_ARESET_N 74 +#define R9A08G046_ETH1_ARESET_N 75 +#define R9A08G046_I2C0_MRST 76 +#define R9A08G046_I2C1_MRST 77 +#define R9A08G046_I2C2_MRST 78 +#define R9A08G046_I2C3_MRST 79 +#define R9A08G046_SCIF0_RST_SYSTEM_N 80 +#define R9A08G046_SCIF1_RST_SYSTEM_N 81 +#define R9A08G046_SCIF2_RST_SYSTEM_N 82 +#define R9A08G046_SCIF3_RST_SYSTEM_N 83 +#define R9A08G046_SCIF4_RST_SYSTEM_N 84 +#define R9A08G046_SCIF5_RST_SYSTEM_N 85 +#define R9A08G046_RSPI0_PRESETN 86 +#define R9A08G046_RSPI1_PRESETN 87 +#define R9A08G046_RSPI2_PRESETN 88 +#define R9A08G046_RSPI0_TRESETN 89 +#define R9A08G046_RSPI1_TRESETN 90 +#define R9A08G046_RSPI2_TRESETN 91 +#define R9A08G046_CANFD_RSTP_N 92 +#define R9A08G046_CANFD_RSTC_N 93 +#define R9A08G046_GPIO_RSTN 94 +#define R9A08G046_GPIO_PORT_RESETN 95 +#define R9A08G046_GPIO_SPARE_RESETN 96 +#define R9A08G046_ADC0_PRESETN 97 +#define R9A08G046_ADC0_ADRST_N 98 +#define R9A08G046_ADC1_PRESETN 99 +#define R9A08G046_ADC1_ADRST_N 100 +#define R9A08G046_TSU_PRESETN 101 +#define R9A08G046_PDM_PRESETN 102 +#define R9A08G046_PCI_ARESETN 103 +#define R9A08G046_SPDIF_RST 104 +#define R9A08G046_I3C_TRESETN 105 +#define R9A08G046_I3C_PRESETN 106 +#define R9A08G046_VBAT_BRESETN 107 +#define R9A08G046_RSCI0_PRESETN 108 +#define R9A08G046_RSCI1_PRESETN 109 +#define R9A08G046_RSCI2_PRESETN 110 +#define R9A08G046_RSCI3_PRESETN 111 +#define R9A08G046_RSCI0_TRESETN 112 +#define R9A08G046_RSCI1_TRESETN 113 +#define R9A08G046_RSCI2_TRESETN 114 +#define R9A08G046_RSCI3_TRESETN 115 +#define R9A08G046_LVDS_RESET_N 116 + +#endif /* __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ */ --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D3631428825 for ; Tue, 20 Jan 2026 12:52:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913566; cv=none; b=VTLvY2pOLa2POadNbVNDR246LcDaHfu2ibyBFziwKy1DBJmU3FtE5Xq/Ah57q+yXz/lFN3Ye/qz4Sgp9ZhOdl4v4RLrl+4J+mC0E/VtfqoyrX+YOOxVyfx7VytubCfqw1dow6AxtrVbPLcOfJzVe8+tswOdVTG+1FSDbH2a5vLo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913566; c=relaxed/simple; bh=fbPoHs6OUi63Y3pgg3FYoouGRnKwiZnJniMiGhLubGA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bMJ+DeyZ1wDojLMY9Kp9ReDpBS1SF07ELPTgD0roJUnxbv9NKQQuOYXwbiuqBtEfg0TX5KR5Ndg227UzWzivtQ4unD+ozYcuReAdgPvTTh8gXE3SuSijbLudrR2wjZutugQ13I/lu3wi5/IHMOuRi07W0Q5Oqh7u60co2DEjpuM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kk55uqNO; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kk55uqNO" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-b876c0d5318so718940666b.0 for ; Tue, 20 Jan 2026 04:52:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913560; x=1769518360; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qMxtoYXxvomIBxa4lH+nngEhj8p1eOwtEov+qElGcbA=; b=kk55uqNOLky96tnKPoZkHrbf6OoadjHwteWg2mVKDvIaFUyL8OKiPW/OYpPd6weiRQ 5xoYt/Yo+uOEGgpjlYbe7fh2IvXCNKvYdhaElr5Cknnzk/3PvXOGnJzgy7W0FOwAUtMQ Jy8m6Ofp0yjaenhfqBNrl5e3hp2Yo5YI4nhEgLJx8yzxe03opDQXQNzSn4Iw04JseKKm zCSLKen229tjPWcx2gzTP0MPZHCIKB9fDzuroSg9rDs2HjtLr9iTpFfD9pTRJO697ai/ UaZ4UZ0E0A+dsRtTmfCdvC0GdVmi2rlBMhI9Vfw02MYUc/jC91G3daioit2DcClyu1zh Ujhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913560; x=1769518360; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qMxtoYXxvomIBxa4lH+nngEhj8p1eOwtEov+qElGcbA=; b=A8IHM1JW7wzWjTNd8D2qCZiU3pcfGtfDZGuzCYtDUqW4BvtTA9DIWnSfy1pgcVsbH5 oBkFgwtf/Ry643y1Tty/2oggpCJdk4Bq6P2S8GMCOVmZcMATaC+TLL8xWChTpmdlQTM3 gOLCbSyesUyKsk1+v9ozB/86YuMOk+VqJ+oYJJhGi8K8hiGholP4YxcgrRRgbWii4Uvw G4tly4PWAyctjiiipNpOMFSkcZE8ZA4kLmZcOBAhShzU/POgFXIf9LK2qNAeheu98TDA V6xvnYx9EXz7TWLeAVD4f9mdeIqpTEftcARZV9X5bOQiPrVd2eq7paZwt59YyRn3JRV3 Q8eQ== X-Forwarded-Encrypted: i=1; AJvYcCVH3pP07AdyKdjAAD70tul0MWl3dOLCnnbiSpYSD/fiFHDfnU2I+NjKZhcPt/WxNMMQMHBosQHJrf5FF7I=@vger.kernel.org X-Gm-Message-State: AOJu0YxYMPWxclABrLwsLK5tmdVZgvan8tngnbgl2qQqL/RreSVXRzx5 nMk5ErBRH7GJv+wnvTqxzZTs8fhXj/Ydb3IhERFjAxjnp6sZTe1yT6kM X-Gm-Gg: AY/fxX6NfNpnzVoGNpvlEbGoYVnEtg/oft5QgKqFLwXvwmRxPJ50bRWn4MHkoHbXdqR f+S1z+ZoCxsBA5AwoMUxXLIWlJG6CLG4t2cLQDRAcnglyKWcDADhIoK6yRvJhPrvmbzES+OfqOV Tzw9KQGR0l7AiL2eA30NRwkaKOdQf1fg1F+jAnQ5fUpVHl6NpzZHjEHQnt9GerQAhcJptMeXWUL d6uH1bGF/TU3+TdzeE5EJZsmJP9juYsl2Keb0RF83bH1Islw6owpFb44QSLoyZEziEjQHx9v1pq 7ft7f0KIz64lR6kTcLYHghaTq8mkQurBuNy72hgbTRKaTW2eSgBlbaLTg9I1CZyD+LlKQn4QQem xmqSatbb5b+xeMgpD+ESVLLHjFHCwm4fb6ZGs8iADifP8L563ZfBpuY7QMRaaQoFm+mUJwgYg5p Q1bEAltqYlNCT41AieHJObB6MD56ccS/88Tyk= X-Received: by 2002:a17:906:6a02:b0:b87:b22:f5eb with SMTP id a640c23a62f3a-b8800342ae8mr163445866b.31.1768913560212; Tue, 20 Jan 2026 04:52:40 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:39 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 08/12] clk: renesas: Add support for RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:19 +0000 Message-ID: <20260120125232.349708-9-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The clock structure for RZ/G3L is almost identical to RZ/G3S SoC with more IP blocks such as LCDC, CRU, LVDS and GPU. Add minimal clock and reset entries required to boot the system on Renesas RZ/G3L SMARC EVK and binds it with the RZ/G2L CPG core driver. Signed-off-by: Biju Das --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a08g046-cpg.c | 137 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.c | 6 ++ drivers/clk/renesas/rzg2l-cpg.h | 1 + 5 files changed, 151 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a08g046-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 6a5a04664990..0203ecbb3882 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G044 if ARCH_R9A07G044 select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 + select CLK_R9A08G046 if ARCH_R9A08G046 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 select CLK_R9A09G056 if ARCH_R9A09G056 @@ -194,6 +195,10 @@ config CLK_R9A08G045 bool "RZ/G3S clock support" if COMPILE_TEST select CLK_RZG2L =20 +config CLK_R9A08G046 + bool "RZ/G3L clock support" if COMPILE_TEST + select CLK_RZG2L + config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L @@ -250,7 +255,7 @@ config CLK_RCAR_USB2_CLOCK_SEL This is a driver for R-Car USB2 clock selector =20 config CLK_RZG2L - bool "RZ/{G2L,G2UL,G3S,V2L} family clock support" if COMPILE_TEST + bool "RZ/{G2{L,UL},G3{S,L},V2L} family clock support" if COMPILE_TEST select RESET_CONTROLLER =20 config CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index d28eb276a153..bd2bed91ab29 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G043) +=3D r9a07g043-cpg.o obj-$(CONFIG_CLK_R9A07G044) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) +=3D r9a08g045-cpg.o +obj-$(CONFIG_CLK_R9A08G046) +=3D r9a08g046-cpg.o obj-$(CONFIG_CLK_R9A09G011) +=3D r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) +=3D r9a09g047-cpg.o obj-$(CONFIG_CLK_R9A09G056) +=3D r9a09g056-cpg.o diff --git a/drivers/clk/renesas/r9a08g046-cpg.c b/drivers/clk/renesas/r9a0= 8g046-cpg.c new file mode 100644 index 000000000000..f3902359d244 --- /dev/null +++ b/drivers/clk/renesas/r9a08g046-cpg.c @@ -0,0 +1,137 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L CPG driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzg2l-cpg.h" + +/* RZ/G3L Specific registers. */ +#define G3L_CPG_PL2_DDIV (0x204) +#define G3L_CPG_PL3_DDIV (0x208) +#define G3L_CLKDIVSTATUS (0x280) + +/* RZ/G3L Specific division configuration. */ +#define G3L_DIVPL2A DDIV_PACK(G3L_CPG_PL2_DDIV, 0, 2) +#define G3L_DIVPL2B DDIV_PACK(G3L_CPG_PL2_DDIV, 4, 2) +#define G3L_DIVPL3A DDIV_PACK(G3L_CPG_PL3_DDIV, 0, 2) + +/* RZ/G3L Clock status configuration. */ +#define G3L_DIVPL2A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 4, 1) +#define G3L_DIVPL2B_STS DDIV_PACK(G3L_CLKDIVSTATUS, 5, 1) +#define G3L_DIVPL3A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 8, 1) + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK =3D R9A08G046_CLK_P4_DIV2, + + /* External Input Clocks */ + CLK_EXTAL, + + /* Internal Core Clocks */ + CLK_PLL2, + CLK_PLL2_DIV2, + CLK_PLL3, + CLK_PLL3_DIV2, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +/* Divider tables */ +static const struct clk_div_table dtable_4_128[] =3D { + { 0, 4 }, + { 1, 2 }, + { 2, 16 }, + { 3, 128 }, + { 0, 0 }, +}; + +static const struct clk_div_table dtable_8_256[] =3D { + { 0, 8 }, + { 1, 16 }, + { 2, 32 }, + { 3, 256 }, + { 0, 0 }, +}; + +static const struct cpg_core_clk r9a08g046_core_clks[] __initconst =3D { + /* External Clock Inputs */ + DEF_INPUT("extal", CLK_EXTAL), + + /* Internal Core Clocks */ + DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), + DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), + + /* Core output clk */ + DEF_G3S_DIV("P0", R9A08G046_CLK_P0, CLK_PLL2_DIV2, G3L_DIVPL2B, G3L_DIVPL= 2B_STS, + dtable_8_256, 0, 0, 0, NULL), + DEF_G3S_DIV("P1", R9A08G046_CLK_P1, CLK_PLL3_DIV2, G3L_DIVPL3A, G3L_DIVPL= 3A_STS, + dtable_4_128, 0, 0, 0, NULL), + DEF_G3S_DIV("P3", R9A08G046_CLK_P3, CLK_PLL2_DIV2, G3L_DIVPL2A, G3L_DIVPL= 2A_STS, + dtable_4_128, 0, 0, 0, NULL), +}; + +static const struct rzg2l_mod_clk r9a08g046_mod_clks[] =3D { + DEF_MOD("gic_gicclk", R9A08G046_GIC600_GICCLK, R9A08G046_CLK_P1, 0x514, = 0, + MSTOP(BUS_PERI_COM, BIT(12))), + DEF_MOD("ia55_pclk", R9A08G046_IA55_PCLK, R9A08G046_CLK_P0, 0x518, 0, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("ia55_clk", R9A08G046_IA55_CLK, R9A08G046_CLK_P1, 0x518, 1, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("dmac_aclk", R9A08G046_DMAC_ACLK, R9A08G046_CLK_P3, 0x52c, 0, + MSTOP(BUS_REG1, BIT(2))), + DEF_MOD("dmac_pclk", R9A08G046_DMAC_PCLK, R9A08G046_CLK_P3, 0x52c, 1, + MSTOP(BUS_REG1, BIT(3))), + DEF_MOD("scif0_clk_pck", R9A08G046_SCIF0_CLK_PCK, R9A08G046_CLK_P0, 0x584= , 0, + MSTOP(BUS_MCPU2, BIT(1))), +}; + +static const struct rzg2l_reset r9a08g046_resets[] =3D { + DEF_RST(R9A08G046_GIC600_GICRESET_N, 0x814, 0), + DEF_RST(R9A08G046_GIC600_DBG_GICRESET_N, 0x814, 1), + DEF_RST(R9A08G046_IA55_RESETN, 0x818, 0), + DEF_RST(R9A08G046_DMAC_ARESETN, 0x82c, 0), + DEF_RST(R9A08G046_DMAC_RST_ASYNC, 0x82c, 1), + DEF_RST(R9A08G046_SCIF0_RST_SYSTEM_N, 0x884, 0), +}; + +static const unsigned int r9a08g046_crit_mod_clks[] __initconst =3D { + MOD_CLK_BASE + R9A08G046_GIC600_GICCLK, + MOD_CLK_BASE + R9A08G046_IA55_PCLK, + MOD_CLK_BASE + R9A08G046_IA55_CLK, + MOD_CLK_BASE + R9A08G046_DMAC_ACLK, +}; + +const struct rzg2l_cpg_info r9a08g046_cpg_info =3D { + /* Core Clocks */ + .core_clks =3D r9a08g046_core_clks, + .num_core_clks =3D ARRAY_SIZE(r9a08g046_core_clks), + .last_dt_core_clk =3D LAST_DT_CORE_CLK, + .num_total_core_clks =3D MOD_CLK_BASE, + + /* Critical Module Clocks */ + .crit_mod_clks =3D r9a08g046_crit_mod_clks, + .num_crit_mod_clks =3D ARRAY_SIZE(r9a08g046_crit_mod_clks), + + /* Module Clocks */ + .mod_clks =3D r9a08g046_mod_clks, + .num_mod_clks =3D ARRAY_SIZE(r9a08g046_mod_clks), + .num_hw_mod_clks =3D R9A08G046_BSC_X_BCK_BSC + 1, + + /* Resets */ + .resets =3D r9a08g046_resets, + .num_resets =3D R9A08G046_LVDS_RESET_N + 1, /* Last reset ID + 1 */ + + .has_clk_mon_regs =3D true, +}; diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index c0584bab58a3..f4deb5d3b837 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -2093,6 +2093,12 @@ static const struct of_device_id rzg2l_cpg_match[] = =3D { .data =3D &r9a08g045_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A08G046 + { + .compatible =3D "renesas,r9a08g046-cpg", + .data =3D &r9a08g046_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G011 { .compatible =3D "renesas,r9a09g011-cpg", diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index 55e815be16c8..1db413bb433d 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -309,6 +309,7 @@ extern const struct rzg2l_cpg_info r9a07g043_cpg_info; extern const struct rzg2l_cpg_info r9a07g044_cpg_info; extern const struct rzg2l_cpg_info r9a07g054_cpg_info; extern const struct rzg2l_cpg_info r9a08g045_cpg_info; +extern const struct rzg2l_cpg_info r9a08g046_cpg_info; extern const struct rzg2l_cpg_info r9a09g011_cpg_info; =20 int rzg2l_cpg_sd_clk_mux_notifier(struct notifier_block *nb, unsigned long= event, void *data); --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D32C3D6670 for ; Tue, 20 Jan 2026 12:52:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; cv=none; b=W7imnmKNbc52Cbjy8NkCtdqJKa+ukmJa6TW8iL7UH1ChWClzmWGqoSkjdKMjSc5O1Oye4tFQIPhapo9w1zjPbsEnQOXYP/MjxB/61hf6gNSDpMzdMz6weGqwBMMv5IrCVwfXqwJTib7sWUwwKG1Gev038dJqyprRgQS6j0/J8dA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; c=relaxed/simple; bh=Nfa8i3hFAJR4fbsq8fVd9XYjNY9cNE+DUlltjZDFInQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UUWmcnB9aLMD+1hYe9ZOlZYCLhtyLqgnuNdvyIfdbKtTQs3EyRd0GlZxBPXK5aWwO/hZqsmBm8hHc2TKwT2GZhGzGyIL9ZG6NLZotw84cX5aVyDJDu5xFdqZInYZClQx1OAaRo/TF+hIJsbEe8TxcdbVXB0qMFJNajEtKJifIz8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kokrqn4l; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kokrqn4l" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-b8715a4d9fdso731661666b.0 for ; Tue, 20 Jan 2026 04:52:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913561; x=1769518361; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/jilfeDYFkK+8nob6Qzv/8NiCq9AziKZbge2iPfiIO8=; b=kokrqn4lf3up4fChg6tyN0gEOB0+wl2S/w3xkxahJHSzVKud4DTH9bvwbFSqBrk7VI pBSQ/ZP42QYuL6P2wmQxW2wI8u2jLE1qNw+UeJM5+95CHGBNXWlSnxPkq7jdpjyYfiD3 sEujigzYXUKZwJf8N4MTwhVnSXz12LjjiitClAR/boXD3v7iidb915rvwCgwlijmHzbf sTFqWzGDde1DjVu5Vzm0cJsi7fMoP7xeBKlGuRFPPSs5E24IIbOaZfI7HduNyDIqwEbQ yPr3d2GJDVFVtrcHGVEYlNO+GRNpvRNLBrO56Q8ck+0BG4j83ROFI+TLSg0awDiVGDEz DlmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913561; x=1769518361; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/jilfeDYFkK+8nob6Qzv/8NiCq9AziKZbge2iPfiIO8=; b=Tva6MFosgQZRuStv+REtowVvIkW+WbxA8qv2F8ojLjWviu49JtWe1wtiMFqiPZ+3+c Qw3CLzBYzhrqcTNtGe2CR5fuHf2DDPQCyZ3PCK8Sn/VUbrx2DxJga1lf5SeuKIv4sG66 wnLDpVk9DvitMwt6Gd0TZIhMEXJri8FD77f/PgCOHPdE7qOUw5kG75Brc9pOvYpMgHOI P/wQgWxNrc7ptsAe+9RObWlkBzHfVqfSiImhUJmPgYKDR5Lg3of67/Z4e4Byo7+z3aFw SRtzGcnhybQkRhmlaGsCMF9v5i88B7dXZG8gnLmcAt/SLig6uMzyP1LyNRF+V1AQ11Xq yfAw== X-Forwarded-Encrypted: i=1; AJvYcCV3ppM2GybM0eY+ZPQk6jOVvEc3VkQ0x234XmvmuaeqxDDZVN8pWCSVV10SkQ8cGHnGbXG3qIboSvW2CTM=@vger.kernel.org X-Gm-Message-State: AOJu0YxXYyvvx9JfkynB72byhSoU9WBy043dcXMIllXDGY+5k+hi2ApY 6QgGyoliGxqDMtzvfbDElxu5tItjmmAhNdWqiEzZEGi5PpRVG1b4KTx4 X-Gm-Gg: AZuq6aKVtzjXBI85ZAVNgXyvdh/724TqHKN82pPaduNei+WN7xVLazbJ41LXurQ/5aR Xw60p75kZYBsdgHNFQ6bSh9u+x+ruCyEIOtrDs1ofpKGWUEUDRkH5WgPqxZNgxhufJZaWoE04Mj U1VbDEvduE9zGYhWYYkk6zf0oPFY086VJBxupeow1leXrMJrttc2LnnHLOCJCRzC0vqnvhqLZSw wm5670rf4X3v+iXHaWR7Vbv9VxmN9zHC+PTXez7i7EZQNff65dCADsN27+vaJNruZnVMzQUWz+x a5L4ajdgk21P31XK9B7oMa3MIsL6DreLHqgQVPRzJ3HAPaIbvrLyXTLI4hR2OdkgEroQFH9y+0Q jVtCFoOo643Io/kwOm+nAVpts3Yn7HuGZrJK8oOIhfrokf8wxG8Jcq08fyrReUKW3DDgXA/9Y6R CqW6bpStwjqF3jDlyiVUA6abjkUYwrCel9sIE= X-Received: by 2002:a17:907:9443:b0:b3b:5fe6:577a with SMTP id a640c23a62f3a-b87968b6ac7mr1197451266b.8.1768913560794; Tue, 20 Jan 2026 04:52:40 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:40 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 09/12] arm64: dts: renesas: Add initial DTSI for RZ/G3L SoC Date: Tue, 20 Jan 2026 12:52:20 +0000 Message-ID: <20260120125232.349708-10-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial DTSI for the RZ/G3L SoC. The files in this commit have the following meaning: - r9a08g046.dtsi: RZ/G3L family SoC common parts - r9a08g046l48.dtsi: RZ/G3L R0A08G046L{46,48} SoC specific parts Added place holders to reuse the code for Renesas SMARC II carrier board. Signed-off-by: Biju Das --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 219 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi | 13 ++ 2 files changed, 232 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi new file mode 100644 index 000000000000..0619c296a8d0 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -0,0 +1,219 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SoC + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a08g046"; + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&gic>; + + audio_clk1: audio-clk1 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + audio_clk2: audio-clk2 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + can_clk: can-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by boards that provide it. */ + clock-frequency =3D <0>; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x80000>; + cache-level =3D <3>; + }; + }; + + extal_clk: extal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board. */ + clock-frequency =3D <0>; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + scif0: serial@100ac000 { + compatible =3D "renesas,scif-r9a08g046", "renesas,scif-r9a07g044"; + reg =3D <0 0x100ac000 0 0x400>; + interrupts =3D , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", + "bri", "dri", "tei"; + clocks =3D <&cpg CPG_MOD R9A08G046_SCIF0_CLK_PCK>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_SCIF0_RST_SYSTEM_N>; + status =3D "disabled"; + }; + + i2c0: i2c@100ae000 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0 0x100AE000 0 0x400>; + /* placeholder */ + }; + + canfd: can@100c0000 { + reg =3D <0 0x100c0000 0 0x20000>; + /* placeholder */ + }; + + cpg: clock-controller@11010000 { + compatible =3D "renesas,r9a08g046-cpg"; + reg =3D <0 0x11010000 0 0x10000>; + clocks =3D <&extal_clk>; + clock-names =3D "extal"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sysc: system-controller@11020000 { + compatible =3D "renesas,r9a08g046-sysc"; + reg =3D <0 0x11020000 0 0x10000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "lpm_int", "ca55stbydone_int", + "cm33stbyr_int", "ca55_deny"; + }; + + pinctrl: pinctrl@11030000 { + reg =3D <0 0x11030000 0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + }; + + dmac: dma-controller@11820000 { + compatible =3D "renesas,r9a08g046-dmac", "renesas,rz-dmac"; + reg =3D <0 0x11820000 0 0x10000>, + <0 0x11830000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "error", + "ch0", "ch1", "ch2", "ch3", + "ch4", "ch5", "ch6", "ch7", + "ch8", "ch9", "ch10", "ch11", + "ch12", "ch13", "ch14", "ch15"; + clocks =3D <&cpg CPG_MOD R9A08G046_DMAC_ACLK>, + <&cpg CPG_MOD R9A08G046_DMAC_PCLK>; + clock-names =3D "main", "register"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_DMAC_ARESETN>, + <&cpg R9A08G046_DMAC_RST_ASYNC>; + reset-names =3D "arst", "rst_async"; + #dma-cells =3D <1>; + dma-channels =3D <16>; + }; + + sdhi1: mmc@11c10000 { + reg =3D <0x0 0x11c10000 0 0x10000>; + /* placeholder */ + }; + + gic: interrupt-controller@12400000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x12400000 0 0x20000>, + <0x0 0x12440000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g046l48.dtsi new file mode 100644 index 000000000000..f6f673abc01b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A08G046L48 SoC specific parts + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a08g046.dtsi" + +/ { + compatible =3D "renesas,r9a08g046l48", "renesas,r9a08g046"; +}; --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3BE89428820 for ; Tue, 20 Jan 2026 12:52:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; cv=none; b=TqBhtnQ9tMKWxq6wxsvSe/4Hu8nW5C/DoyFWAH70sXYZ6bGQ/wjqUGKpjmIrtoFAgtyltUej6G9Ol2wwHFt9NP5rKrus5pHGNm60Qf5/OPFFq9t+6rTCtXQRVxw9pqEXC507hLYCVygWadqTn6HZuzuCAcv2VIzpHxxE5+KhThA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; c=relaxed/simple; bh=izsX6CtnNHyR6i+t5+0Flk/d0jAFwDHEjNWCnwK2bs8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Lj+p0Z03ThsyiO6L1qk1DQzdzLrNFhgsgMMTRdEvzW35CeX7s1ex3CpIRs3n0Med9bfRs7h/5owr+TVR2qPw421hTlaWmXGYnkB6ervtWlGI0LY+RJtpzJbyDy3NPRQS2oyV9yLwW5s4LYsNAuWOyWg1tmOMDSiFxg947TUCR2Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OROD/HBG; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OROD/HBG" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-b87003e998bso1077343366b.1 for ; Tue, 20 Jan 2026 04:52:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913561; x=1769518361; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PH5B0uMIT9kq/8OwAAqfy6tuQNPg7xcJJFrKzLoPvsk=; b=OROD/HBGqQI8hG9+clpFFYdl4wAtDbMpH0eKAdnKGSiYVoV4q8d0mjMUndLdTeRYTA R191b5rMbjyjTMm5tS2suzO35C76xHQ4kudN3tPVbURTwPUxGNsqLuwJ5INnVKVrMm1L KTiLYx0fhchXZk1pr5TJvQ3U4BeginFepwi8TDxlje4WnhLEOKNao8JAc/2L7d6vjoDP 0ga2oM6ZR5x2L9iZQ3Av1YWNAVh4S8K/k2Akj1xmfZwJKgnZ8yy9FzRZS3ImYU+Vdust WUVOVJTojXhuW2LaMunnCEF51GnY2faxsm8WQx/voANtvnDUgH9ovJy64bju1vqqC08o cqKQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913561; x=1769518361; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=PH5B0uMIT9kq/8OwAAqfy6tuQNPg7xcJJFrKzLoPvsk=; b=YEnwtM89MGL+raZreS7FYpm2GHXVgiWqwjTVW2BrGlGfG2pLD/HnpZXSOWsqJox2Gw HsG80lZj2FsnR0saihr6SdYuXC0Ol/hlfb5wTCD6RPVByckYibwQPaZJ3/y70GAZ8CuF +STc7mMqZXX5y8DITEzHh0igmi3w8HyDiQD6DZXP1gwxk22Ty4d3F9gn9WeDZBBcVBp3 AOf8gMeb0OsyJ+Xw7jHNpFIbxpZSwUj60eBAchC4iuXGtgUyXxOuvaGtJY382jyGMPtb RSkqiNqNyPr0hlu2jrLHO5qKdrhSDUPRMhwTWXuzzWf/IZcyYh7vXQNQFh7fJFoRiyP7 g8WQ== X-Forwarded-Encrypted: i=1; AJvYcCUmV39x499/dTEwK60DzvQRZKRQYCURoyax/WKXtfDgfe11jEvNAIJg+CgtEVi54m2170Ibtrj4rWQbKQc=@vger.kernel.org X-Gm-Message-State: AOJu0YzDmERn3ep096bszLSas9ysNNd2vFflunlg3rnQuy8RYP7n4nUe OqYscmDLBAOPFw6U1+7RHLcOigdNZor6w6shk0jTZ49NaGYAacLg6jhk X-Gm-Gg: AZuq6aJ2sO7IwO7D0brGtQYRVyWGA8HZ6FfG98M/p7ei41nfBg71JlVURlVVnSYZP79 sWRxOzk/B6vlDZGFsazPCtuYfWvXWYZ6g5dCmZQ3q4u/rH9ijrxYutJx0ljAW2Hb7zNoysRgWbk KA74ctTyN45WxlNiPcLsITmPaG3tvz527DdtKGqX0LzJPI1X5SmtTU5VOafeCrIm4DB3KKgkTcb QwmiezC569olvsOLb2o5HxWa0H0FmTZvVZqIgtvUPG0Uf8wpdsvLRGDirToXVP8OO+0OGZtgsni gC2Ejyj06JVd6cH6c5md6vvmeq6yOSZQK2NHY7jCxMbQ4l5RuBpzzc8/R335vr/7oLjqZRs31+r R5EQjsEOHzbVEWUC9BFEcxBEKth+f+A95YQYqQCcDJlA4rWB611QzoSYyvOWHr3rFM/QFCtfTRT hPgBBb6prhR+mnc2viTq4rjdHFwJ66QqDT1YOloxRNzVofFg== X-Received: by 2002:a17:907:948d:b0:b3a:8070:e269 with SMTP id a640c23a62f3a-b879389056fmr1541252866b.14.1768913561315; Tue, 20 Jan 2026 04:52:41 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:41 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 10/12] arm64: dts: renesas: Add initial support for RZ/G3L SMARC SoM Date: Tue, 20 Jan 2026 12:52:21 +0000 Message-ID: <20260120125232.349708-11-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add initial support for the RZ/G3L SMARC SoM with 2GB memory and extal clk. Signed-off-by: Biju Das --- .../boot/dts/renesas/rzg3l-smarc-som.dtsi | 22 +++++++++++++++++++ 1 file changed, 22 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi diff --git a/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3l-smarc-som.dtsi new file mode 100644 index 000000000000..7a3a2d4ab037 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi @@ -0,0 +1,22 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for R9A08G046L48 SMARC SoM board. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include + +/ { + compatible =3D "renesas,rzg3l-smarcm", "renesas,r9a08g046l48", "renesas,r= 9a08g046"; + + memory@48000000 { + device_type =3D "memory"; + /* First 128MB is reserved for secure area. */ + reg =3D <0x0 0x48000000 0x0 0x78000000>; + }; +}; + +&extal_clk { + clock-frequency =3D <24000000>; +}; --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f65.google.com (mail-ej1-f65.google.com [209.85.218.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57A8643636A for ; Tue, 20 Jan 2026 12:52:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.65 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; cv=none; b=I4IQPvqOUtqcUa7gv/PNwwcJ0BI/elUXLCzGYoNFFn8dUYVbZ3AfyXKDx679geNWMFlzr+uHyPW9AkKo71Ai3AeLCMmDcSePyVR/WLxfTsDcvVu4MP6MX3sUrWDj9Zz/y9w6wkKK7dHgizjScehmA18ZHZMB9BFzWWTkL7+M96E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913568; c=relaxed/simple; bh=0y9P4Uol4HIgbk4+cz6iwHkdzghQLj9ti5Di6Mh2y7s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=H8GVn4Xjg4aPW4ekUXmTgPwcspb3Z5qz2MpmFaVwQSJIjdF6AvRQEmFFc/LMi2EyUAiI2jrzS6R12hLcfMhW15JTxpGq+dDW0/ML3ig9fACWgKyAfYCNgU/dlT+bmI6a2I4w0cIyC47w6ppnu7e1Uo+Ns/CQW5vsHImkbE6jw5M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nP/wSfZR; arc=none smtp.client-ip=209.85.218.65 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nP/wSfZR" Received: by mail-ej1-f65.google.com with SMTP id a640c23a62f3a-b876c0d5318so718945266b.0 for ; Tue, 20 Jan 2026 04:52:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913562; x=1769518362; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qL8xkBLDWQg0TaEXwq0QgvZjs42SE1DBI0R1nDd1O2U=; b=nP/wSfZRDFMAwYZx7CcbKjMuqhGdwvvXeyLDHPi/1+yZnWoddu40SiKS0d5LBvgnpm dBybyFH2EqrrvxjvRxeO7UBEBJvMKqxcn1gUm6WcguSMboeUX6hq5lftfqrFMChA7F0r bTmZhU3f4ouC7wxkMMeXoW9gIRtkwoeqVWxuK+wwHj4WbDeRrR7KufR7dvM1YS4cttQy uMI/wFcxBn7Q1jTItw6+CAYwHJ7Gg69SohsFlNtSLL8Nyam2s8FBekusCwwYBoHievyX 9Jk3Io5iGSR1k3Kriu8OWM/yKcUhSCP0dpiNAqTrIJOFnZ7rQLHWAVkAJuontjE1J5OH vPdA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913562; x=1769518362; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qL8xkBLDWQg0TaEXwq0QgvZjs42SE1DBI0R1nDd1O2U=; b=aGw+spKtxuAY2xP8TD+9PMrWmH8crcJklSS2JZbrjprFNTIhI6hUu0FijrHqYbL8F1 uLcxCIKsXfza3LH/6wdMyvdT/oWuwlruHzYzm6OjBlwM5FRgZu+noywae/Ves5cY5/b1 Nu/M9uXkRxDqiGmTkXgiUPsET4EpgllbDtB2DUiJ+//i+YJU69UYtLenisZHKhRLieVd YoyUeuG0ZDzcu6pleXJUvAwKFns+XiprJu2HpjDlB3a3JRwGTUH+t1S3bxZezH5orFy6 yH7tAmxmGxYwSYR9n3mPbYrd5tA6dkXvXTpEBua+HY3X7li1cVmuYuJ8uNINFjgdlzS2 lT1Q== X-Forwarded-Encrypted: i=1; AJvYcCWNCswSRQjeh8R6pdcJ6n+uI3oFvLK0rkK/oV28yOWhXyUnqO0mwxEYLYS4TzK3k4Oi+mQKUuyjgc705OU=@vger.kernel.org X-Gm-Message-State: AOJu0YyA0NB/aPtrESILLKkww6Fagq3o2gleMY5IAm4xy9HQgQFEsbBn gPEKyhJMPkzt3bGLZgM01Asj3MIMCMg5FNe2A5KsyrXIPDIev9/NPDYe X-Gm-Gg: AY/fxX7qxKLha6qXYOwVnuFUWqDGSHjwteSHuD4c8ViQ8WN00lMJWai0CiYheAqNj8R 7eDzb41RtznExDC6dG0sfXvwRNoN5cAC5l12VMNQKniE0vSmChVPX3vS61JP4ooIfzf+vQKc36w c3Md4zNQgrQ3f20MpwuI0Qm+yestUoNEjUlRg+rL61yv7FiVS5HsgJLQs3lQmvC3JTCcGhaR5W+ EDrPF3vH2//5BZ2ZvAzqR6x7KVaruO6ynkHK8zJZUpp8ihJcVIobyGGcdFtXNysgozGm3QaI+SP y1bSsMjMoGispKySzFdoWxaQA+jvigE/vjsuRwkjLiNjkdOW7OQhWI4QaEf/TEe6V53VIZl3kz7 3XnfdaoEu2xKMk7t2XnOW+atKaVd4p3teeAMS6nuMLMMbDtWYPARdlB2npA/TOuZnACvySbUkca ULALmsBhz+3Kylo5HM37UDKMVwuf8+w2JDE0Y= X-Received: by 2002:a17:907:9719:b0:b83:3773:dd98 with SMTP id a640c23a62f3a-b88002618e2mr171794866b.20.1768913561960; Tue, 20 Jan 2026 04:52:41 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:41 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 11/12] arm64: dts: renesas: renesas-smarc2: Move usb3 nodes to board DTS Date: Tue, 20 Jan 2026 12:52:22 +0000 Message-ID: <20260120125232.349708-12-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das SMARC2 board dtsi is common for multiple SoCs. So move usb3 nodes to board DTS as some SOCs (eg: RZ/G3{S,L}) does not support USB3. Signed-off-by: Biju Das --- arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts | 6 ++++++ arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi | 8 -------- 2 files changed, 6 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a09g047e57-smarc.dts index 696903dc7a63..cc75f6fdf7f5 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts @@ -248,7 +248,13 @@ &sdhi1 { vqmmc-supply =3D <&vqmmc_sd1_pvdd>; }; =20 +&usb3_phy { + status =3D "okay"; +}; + &xhci { pinctrl-0 =3D <&usb3_pins>; pinctrl-names =3D "default"; + + status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi b/arch/arm64/b= oot/dts/renesas/renesas-smarc2.dtsi index b607b5d6c259..69c0101ff7f5 100644 --- a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi +++ b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi @@ -107,11 +107,3 @@ &sdhi1 { =20 status =3D "okay"; }; - -&usb3_phy { - status =3D "okay"; -}; - -&xhci { - status =3D "okay"; -}; --=20 2.43.0 From nobody Mon Feb 9 19:30:42 2026 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD09F438FE6 for ; Tue, 20 Jan 2026 12:52:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913569; cv=none; b=W0acKrKkd0HQWQOShGGtUO9txSGIb3uy7aPGToavom9+FCXQkJ9+aZB2y+9GLDhSCfImWJb2FslHWg631nK2z/esvdHb9iOecelVQGftI1+l9c8eiYK7Bg73lIVUshQQHQHs/GXM/t6oReIiQY8/4hm6N39fR/D/v8a/dgHCCCA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768913569; c=relaxed/simple; bh=DNvCcHyX7sPj2C7SJV8w7x4hYFhROp6KSWlENSBsykQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=exmXuA87NYUDME+D2+9IEsC05/9xEcNoS9cN6bYUgc/7PxTBPFI1wqiXB2ZzhdHWZtuFA2ObeXyfOyM0vlhTpnr3lbmaR/RJhuQ+9eMsAsfSAUlmzlxfv/vaNz1sg62FMUCgi68swGTEORKuUlmVTFIgqS4tY+R/wD+GKaJ2hdw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Dc4aCsMX; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Dc4aCsMX" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-b79f8f7ea43so1230954166b.2 for ; Tue, 20 Jan 2026 04:52:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1768913563; x=1769518363; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A/PatGsOkc/gWR4SN5iTW0uIsVTQmqps+7Qt5H3c+lw=; b=Dc4aCsMX3rX68isTyXrN3dNmT2TFYB8ohaOh2LSWnwVqhai3ah4XwFteWr792HK6hT TtEt85n3iL0XaFfHiqH22F/QZmC+Q98XyOAQWCKo4yNyE8ffMVDg4+SGheZaqAapHwIY nJDscf0JIivAQ8tP2h7pgM1pDnrtddxq/Kt7xSRQIAtn3KMRelQoOYoqlon0+zlyesfo 1v3sWOHsod0TujSLJW3/kXmOjtsYvD27Q/muDGy9ci8zRPbrFD3+pcNdW27rov0YNg8W zc0VJFVmvuC0WgefRyOlS5cJNTQ5bx3BokcDzY9JL/y86G/qDfmhbA4SlwXQFPLixAZX al8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768913563; x=1769518363; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=A/PatGsOkc/gWR4SN5iTW0uIsVTQmqps+7Qt5H3c+lw=; b=wkpl/I7RzRBDQ5ERNnTB+zbe/ODxJeFTYvIBZT2qB5T28F3kYhnGh8Z9tBgbThz8NG INefYB54wSIs1Se5Pnm4Z8GOjxgU5D1Q4ClIq4/N0SkUqbsWAzv8zvm5S6R1QVWl5yqi 7vLoZSFAagf9mdqxeRv2d3w3nSlYsEWhVk7g7CQOuuzdprO0qCGiWyXq15z7M0zWPbPD cOxJBSV44A6nf24MnrjnIb6DiVx704SkwR2/Cw7Z9Xxw/FkZa3QqBLQz8uUIpbFah5yr E4gwepCsQ9ZQH4KqIDaHbGjJ9sLac/VxMkgbRRz/7SVGTbYvnOUi2/jLV8uiFZnJxRRp 6SkA== X-Forwarded-Encrypted: i=1; AJvYcCXXIbkP/dzkpaCythCBnWyeD2Wz5vtFANklSqWBn/5ba/IUKgsyFyu77btPtLXBcOkYAp3DEduHhXeO1qQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwSG3rMC0d3t5VV91BqzCyKKoPdAlWXC5O7bEHu/nejCF/juKo7 31jJT8Wozh08LKGztSSe15HqU3DOy+u8hf2X2GCYfgFiS7mzdn5h2EqWA3ZR2w== X-Gm-Gg: AZuq6aLF0ghn5Lgf5Nqsqd9jRP9Y6HAh++P8jCrrs/+jma/WdhWam680JVkwVqsvFj1 f3JJxuF+HEmKbqcF6oPAjzrb+gULfC1CQhhKRzZBUGosKbXdPr0+1GDFymMvJ67kGQOOJgjQQom l4txZ3TM4x8ff/4/7TQUUo5mspf2fpWQH00URl2iWR7QTcWQU1JI721SkDm/QZIJfekYL9eBWJB A1ZoM+fksfbDOYMA0FW2rQ+v5DHvz2l1ltgIWtF1L+vMF7Npbjyypfs0uSbAFNxmfkhMSVkkLRP gOSFq+ArAabImjpsxYHQ/yNyarcWRKx7xYg44/5N7idfmy7hpO/4c3k7d9x/A/VkVMsJV4lhfez FVmhC8lpRyy8ZZLaGcjk9nA+WfLvr6L8Rr78HWOYOYKXqhwQuiovuP19GoTUivJkji8JmLttoaw p0TnoxxxVmFsaTe92FKw7ANfAwddXFjLQ9M99hL5eOYh4Xew== X-Received: by 2002:a17:907:60ca:b0:b87:d09c:182c with SMTP id a640c23a62f3a-b8800262de1mr164787366b.21.1768913562510; Tue, 20 Jan 2026 04:52:42 -0800 (PST) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:c8c7:2ef6:8ac5:5556]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b87959ca32esm1420626066b.41.2026.01.20.04.52.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 04:52:42 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 12/12] arm64: dts: renesas: Add initial device tree for RZ/G3L SMARC EVK board Date: Tue, 20 Jan 2026 12:52:23 +0000 Message-ID: <20260120125232.349708-13-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> References: <20260120125232.349708-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial device tree for the Renesas RZ/G3L SMARC EVK board. Added placeholders to avoid compilation error with the common code in renesas-smarc2.dtsi. Signed-off-by: Biju Das --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../boot/dts/renesas/r9a08g046l48-smarc.dts | 41 +++++++++++++++++++ 2 files changed, 43 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index 1fab1b50f20e..0153e772c231 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -179,6 +179,8 @@ dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pm= od1-type-3a.dtbo r9a08g045s33-smarc-pmod1-type-3a-dtbs :=3D r9a08g045s33-smarc.dtb r9a08g04= 5s33-smarc-pmod1-type-3a.dtbo dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pmod1-type-3a.dtb =20 +dtb-$(CONFIG_ARCH_R9A08G046) +=3D r9a08g046l48-smarc.dtb + dtb-$(CONFIG_ARCH_R9A09G011) +=3D r9a09g011-v2mevk2.dtb =20 dtb-$(CONFIG_ARCH_R9A09G047) +=3D r9a09g047e57-smarc.dtb diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a08g046l48-smarc.dts new file mode 100644 index 000000000000..988b1f96228f --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SMARC EVK board + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; + +/* Add place holder to avoid compilation error with renesas-smarc2.dtsi */ +#define KEY_1_GPIO 1 +#define KEY_2_GPIO 2 +#define KEY_3_GPIO 3 + +#include +#include +#include "r9a08g046l48.dtsi" +#include "rzg3l-smarc-som.dtsi" +#include "renesas-smarc2.dtsi" + +/ { + model =3D "Renesas SMARC EVK version 2 based on r9a08g046l48"; + compatible =3D "renesas,smarc2-evk", "renesas,rzg3l-smarcm", + "renesas,r9a08g046l48", "renesas,r9a08g046"; + + aliases { + serial3 =3D &scif0; + }; +}; + +&keys { + status =3D "disabled"; + + /delete-node/ key-1; + /delete-node/ key-2; + /delete-node/ key-3; +}; + +&scif0 { + status =3D "okay"; +}; --=20 2.43.0