From nobody Sat Feb 7 11:38:25 2026 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7762541B35D for ; Tue, 20 Jan 2026 11:11:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907477; cv=none; b=bcnwMCaH9pQu5Hf6t5l+Spbgp+Kyust8XNEwgtXDKZyQ47tqtO63qyFQVSO/Vejai5+Q+ixKFMWnV9IRkjq8y8MK6XCkph4OU1IZZlg1Wlu3oMREzp2i2H5FdSinzZw5upyExgPfgHVwUP06S4W8Xf59aasb85DmYSbrinieeVc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907477; c=relaxed/simple; bh=z4ek7rLKX6iSImhWnGZvnODpndCL05b3cjROLGhE9yg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PBmx7ufvEzgrxaPHqWPIsFvOOhsf/KpEALDA0hq57mIMkmnkpqvaAYqLFA4ApgIhhRFrgnhD0dLLFr7yA/WAkKW97o03PBlAx/sO96PEvgqZoPC6W7S9WubNWCzNwoG/CXfyjDoEvvviX6/wwSV2fgx+TVFdogIBj3Con5E0Xck= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=doVuNorL; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="doVuNorL" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-81e7477828bso2869075b3a.0 for ; Tue, 20 Jan 2026 03:11:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768907474; x=1769512274; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=tsbrvqDNdVqP2JJq0dpRdT3fxKgznPJspd7iKuP2Rhc=; b=doVuNorLwueWT6UWtgI6/x735QF7uRT1WWEkjsMbuyPXcJoLNwMcar5ideP+A2fIRo vacEWfMHMSK15/+142WbfYygSKsKA39CoVonXU/mUyxqUH2P2oaVxXM0RfceH1GY17c0 r4I5XwfeUfpeOwm015nDjxltit+uPPUrkadDQftfYWgT+gVyWi331hmZ4nY6C49HUdTR LYhkf9nRr7ci9af2e0vT2lgp72NBggz/cKpkNNX4yenPhkOEcjZzcGd3IphOl5DIJHTV OR3J7SsG0rGxfmrP+5ZYsQ1IS4ikiOLQe0OECFT6TkAXoO5z+oQ4ejIw1XXkfJG/TtwT B4rg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768907474; x=1769512274; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=tsbrvqDNdVqP2JJq0dpRdT3fxKgznPJspd7iKuP2Rhc=; b=NAPCsFuHf6Io8myw+rBCyTyg5BqguDgwNtBp8HlsjC9NAK0WYPdVRnjPtEEDCEdzcX 0gzEmVqRJ1CHK+1qiH2MKqcFWpidvEACs2zV4AS+u0pdJxanB22G7nDK/AvvD4itcSxY JweP671+JYZS5FoPn8HSvyubXFgSIzptcSmr4mlpMj7F9jty2rXb8+CHandUZ+h4QlMq KEK7KFtmUJrAEbcglHlCmKWp5fcreEXDLQ6AHH7eejdkXe7R0liFvfayTjXxbGNPzLx7 a2uWZT/VcLHj8VmpBHfK/javcSpMiKHTmSGyqBjpVXlmTUiZzWNVZ3Gm6WEI4yrCMUl7 0JiA== X-Forwarded-Encrypted: i=1; AJvYcCW3vHLCfNyuDKx++WZz/YS3b1So78cHLd24eLSJLVQVgskBcUV3pqbOqHhTg0oq26abutuu76a7tsFei04=@vger.kernel.org X-Gm-Message-State: AOJu0YxISqG9L3EhKoBL6Sr2v63r6dOa3+M13POgl5t2IAxERiQDf4iS HYICT7ORlxzgO/PDE/J9rsu4QXHQNMTeJ4LFcGvXLv+O3+IGKE1WEeNx0ysewE64jcs= X-Gm-Gg: AZuq6aJ5CjhwIYh7tvCmLrFhKsRpSX3krgCXEejKBtYHnZoLfchzfA5uhVPKoUCPVxO rTR5v+7+bF9D3mLVGcznL2VgxXJQsjP+gWaBkuSUHk4KAfezcinrbQhN7saZIl32vN2cXiKyxD+ c35wmKEDr1zcna1ytDmoeAkVnB9UoqYMDSeFeRR0rGPOfKNrSgBem3eAP7G9xRVzA03ZzdpN+fq GUJAmWOQ7aDA+ltkVsx+H4SnUc2meN+4NZGWicp9RDgy6oJgyFKGAdzRk9DgkcRFv3A2/O9TA9e KnnzcU29DL9z0V3r4dNxUT9DAPjrQIGLws533ZqtAnQbtTC9Cej4/A0bF5LxCIcuOE+93E7KTQH lT13Dx8ndCiQyc8l/Hu6B4GeRUMgKqxDEMt4HLZKsu6PCh+Jh6tYiTtlvJsCaiASW+O+IQlOyPU pyND6P/znNhImXRnLhnUQgMYENulohNmk= X-Received: by 2002:a05:6a00:1814:b0:81e:7734:9e85 with SMTP id d2e1a72fcca58-81f8f11e6d8mr14799245b3a.20.1768907474533; Tue, 20 Jan 2026 03:11:14 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::4015]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-81fa10efc6bsm11398349b3a.29.2026.01.20.03.11.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 03:11:14 -0800 (PST) From: Guodong Xu Date: Tue, 20 Jan 2026 19:10:49 +0800 Subject: [PATCH v3 1/4] dt-bindings: soc: spacemit: Add K3 reset support and IDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-k3-reset-v3-1-effe87f4bdbe@riscstar.com> References: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> In-Reply-To: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu , Krzysztof Kozlowski X-Mailer: b4 0.14.3 Update the spacemit,k1-syscon.yaml binding to document K3 SoC reset support. K3 reset devices are registered at runtime as auxiliary devices by the K3 CCU driver. Since K3 reuses the K1 syscon binding, there is no separate YAML binding file for K3 resets. Update #reset-cells description to document where reset IDs are defined. Acked-by: Alex Elder Acked-by: Krzysztof Kozlowski Signed-off-by: Guodong Xu Reviewed-by: Yixun Lan --- v3: Add Acked-by from Krzysztof and Alex. v2: Update spacemit,k1-syscon binding to clarify K3 reset is supported. Update the commit message to add backgrounds of this patch why, instead of what. --- .../bindings/soc/spacemit/spacemit,k1-syscon.yaml | 8 +- include/dt-bindings/reset/spacemit,k3-resets.h | 171 +++++++++++++++++= ++++ 2 files changed, 178 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-sys= con.yaml b/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-sysco= n.yaml index 66e6683a3ccb..1a28af22cac1 100644 --- a/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-syscon.yaml +++ b/Documentation/devicetree/bindings/soc/spacemit/spacemit,k1-syscon.yaml @@ -10,7 +10,7 @@ maintainers: - Haylen Chu =20 description: - System controllers found on SpacemiT K1 SoC, which are capable of + System controllers found on SpacemiT K1/K3 SoC, which are capable of clock, reset and power-management functions. =20 properties: @@ -50,6 +50,12 @@ properties: =20 "#reset-cells": const: 1 + description: | + ID of the reset controller line. Valid IDs are defined in correspond= ing + files: + + For SpacemiT K1, see include/dt-bindings/clock/spacemit,k1-syscon.h + For SpacemiT K3, see include/dt-bindings/reset/spacemit,k3-resets.h =20 required: - compatible diff --git a/include/dt-bindings/reset/spacemit,k3-resets.h b/include/dt-bi= ndings/reset/spacemit,k3-resets.h new file mode 100644 index 000000000000..79ac1c22b7b5 --- /dev/null +++ b/include/dt-bindings/reset/spacemit,k3-resets.h @@ -0,0 +1,171 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2025 SpacemiT Technology Co. Ltd + */ + +#ifndef _DT_BINDINGS_RESET_SPACEMIT_K3_RESETS_H_ +#define _DT_BINDINGS_RESET_SPACEMIT_K3_RESETS_H_ + +/* MPMU resets */ +#define RESET_MPMU_WDT 0 +#define RESET_MPMU_RIPC 1 + +/* APBC resets */ +#define RESET_APBC_UART0 0 +#define RESET_APBC_UART2 1 +#define RESET_APBC_UART3 2 +#define RESET_APBC_UART4 3 +#define RESET_APBC_UART5 4 +#define RESET_APBC_UART6 5 +#define RESET_APBC_UART7 6 +#define RESET_APBC_UART8 7 +#define RESET_APBC_UART9 8 +#define RESET_APBC_UART10 9 +#define RESET_APBC_GPIO 10 +#define RESET_APBC_PWM0 11 +#define RESET_APBC_PWM1 12 +#define RESET_APBC_PWM2 13 +#define RESET_APBC_PWM3 14 +#define RESET_APBC_PWM4 15 +#define RESET_APBC_PWM5 16 +#define RESET_APBC_PWM6 17 +#define RESET_APBC_PWM7 18 +#define RESET_APBC_PWM8 19 +#define RESET_APBC_PWM9 20 +#define RESET_APBC_PWM10 21 +#define RESET_APBC_PWM11 22 +#define RESET_APBC_PWM12 23 +#define RESET_APBC_PWM13 24 +#define RESET_APBC_PWM14 25 +#define RESET_APBC_PWM15 26 +#define RESET_APBC_PWM16 27 +#define RESET_APBC_PWM17 28 +#define RESET_APBC_PWM18 29 +#define RESET_APBC_PWM19 30 +#define RESET_APBC_SPI0 31 +#define RESET_APBC_SPI1 32 +#define RESET_APBC_SPI3 33 +#define RESET_APBC_RTC 34 +#define RESET_APBC_TWSI0 35 +#define RESET_APBC_TWSI1 36 +#define RESET_APBC_TWSI2 37 +#define RESET_APBC_TWSI4 38 +#define RESET_APBC_TWSI5 39 +#define RESET_APBC_TWSI6 40 +#define RESET_APBC_TWSI8 41 +#define RESET_APBC_TIMERS0 42 +#define RESET_APBC_TIMERS1 43 +#define RESET_APBC_TIMERS2 44 +#define RESET_APBC_TIMERS3 45 +#define RESET_APBC_TIMERS4 46 +#define RESET_APBC_TIMERS5 47 +#define RESET_APBC_TIMERS6 48 +#define RESET_APBC_TIMERS7 49 +#define RESET_APBC_AIB 50 +#define RESET_APBC_ONEWIRE 51 +#define RESET_APBC_I2S0 52 +#define RESET_APBC_I2S1 53 +#define RESET_APBC_I2S2 54 +#define RESET_APBC_I2S3 55 +#define RESET_APBC_I2S4 56 +#define RESET_APBC_I2S5 57 +#define RESET_APBC_DRO 58 +#define RESET_APBC_IR0 59 +#define RESET_APBC_IR1 60 +#define RESET_APBC_TSEN 61 +#define RESET_IPC_AP2AUD 62 +#define RESET_APBC_CAN0 63 +#define RESET_APBC_CAN1 64 +#define RESET_APBC_CAN2 65 +#define RESET_APBC_CAN3 66 +#define RESET_APBC_CAN4 67 + +/* APMU resets */ +#define RESET_APMU_CSI 0 +#define RESET_APMU_CCIC2PHY 1 +#define RESET_APMU_CCIC3PHY 2 +#define RESET_APMU_ISP_CIBUS 3 +#define RESET_APMU_DSI_ESC 4 +#define RESET_APMU_LCD 5 +#define RESET_APMU_V2D 6 +#define RESET_APMU_LCD_MCLK 7 +#define RESET_APMU_LCD_DSCCLK 8 +#define RESET_APMU_SC2_HCLK 9 +#define RESET_APMU_CCIC_4X 10 +#define RESET_APMU_CCIC1_PHY 11 +#define RESET_APMU_SDH_AXI 12 +#define RESET_APMU_SDH0 13 +#define RESET_APMU_SDH1 14 +#define RESET_APMU_SDH2 15 +#define RESET_APMU_USB2 16 +#define RESET_APMU_USB3_PORTA 17 +#define RESET_APMU_USB3_PORTB 18 +#define RESET_APMU_USB3_PORTC 19 +#define RESET_APMU_USB3_PORTD 20 +#define RESET_APMU_QSPI 21 +#define RESET_APMU_QSPI_BUS 22 +#define RESET_APMU_DMA 23 +#define RESET_APMU_AES_WTM 24 +#define RESET_APMU_MCB_DCLK 25 +#define RESET_APMU_MCB_ACLK 26 +#define RESET_APMU_VPU 27 +#define RESET_APMU_DTC 28 +#define RESET_APMU_GPU 29 +#define RESET_APMU_ALZO 30 +#define RESET_APMU_MC 31 +#define RESET_APMU_CPU0_POP 32 +#define RESET_APMU_CPU0_SW 33 +#define RESET_APMU_CPU1_POP 34 +#define RESET_APMU_CPU1_SW 35 +#define RESET_APMU_CPU2_POP 36 +#define RESET_APMU_CPU2_SW 37 +#define RESET_APMU_CPU3_POP 38 +#define RESET_APMU_CPU3_SW 39 +#define RESET_APMU_C0_MPSUB_SW 40 +#define RESET_APMU_CPU4_POP 41 +#define RESET_APMU_CPU4_SW 42 +#define RESET_APMU_CPU5_POP 43 +#define RESET_APMU_CPU5_SW 44 +#define RESET_APMU_CPU6_POP 45 +#define RESET_APMU_CPU6_SW 46 +#define RESET_APMU_CPU7_POP 47 +#define RESET_APMU_CPU7_SW 48 +#define RESET_APMU_C1_MPSUB_SW 49 +#define RESET_APMU_MPSUB_DBG 50 +#define RESET_APMU_UCIE 51 +#define RESET_APMU_RCPU 52 +#define RESET_APMU_DSI4LN2_ESCCLK 53 +#define RESET_APMU_DSI4LN2_LCD_SW 54 +#define RESET_APMU_DSI4LN2_LCD_MCLK 55 +#define RESET_APMU_DSI4LN2_LCD_DSCCLK 56 +#define RESET_APMU_DSI4LN2_DPU_ACLK 57 +#define RESET_APMU_DPU_ACLK 58 +#define RESET_APMU_UFS_ACLK 59 +#define RESET_APMU_EDP0 60 +#define RESET_APMU_EDP1 61 +#define RESET_APMU_PCIE_PORTA 62 +#define RESET_APMU_PCIE_PORTB 63 +#define RESET_APMU_PCIE_PORTC 64 +#define RESET_APMU_PCIE_PORTD 65 +#define RESET_APMU_PCIE_PORTE 66 +#define RESET_APMU_EMAC0 67 +#define RESET_APMU_EMAC1 68 +#define RESET_APMU_EMAC2 69 +#define RESET_APMU_ESPI_MCLK 70 +#define RESET_APMU_ESPI_SCLK 71 + +/* DCIU resets*/ +#define RESET_DCIU_HDMA 0 +#define RESET_DCIU_DMA350 1 +#define RESET_DCIU_DMA350_0 2 +#define RESET_DCIU_DMA350_1 3 +#define RESET_DCIU_AXIDMA0 4 +#define RESET_DCIU_AXIDMA1 5 +#define RESET_DCIU_AXIDMA2 6 +#define RESET_DCIU_AXIDMA3 7 +#define RESET_DCIU_AXIDMA4 8 +#define RESET_DCIU_AXIDMA5 9 +#define RESET_DCIU_AXIDMA6 10 +#define RESET_DCIU_AXIDMA7 11 + +#endif /* _DT_BINDINGS_RESET_SPACEMIT_K3_H_ */ --=20 2.43.0 From nobody Sat Feb 7 11:38:25 2026 Received: from mail-pf1-f172.google.com (mail-pf1-f172.google.com [209.85.210.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14F3841C2E1 for ; Tue, 20 Jan 2026 11:11:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907481; cv=none; b=a/2hpvS1TUIqGVsM6GI44nciyuzkNVMOoBNDMmIRZS/KM71OB7k4XHQRafhRXrhIJE3oed31cyzE97g7mzdt30DIiFBB0oxcWnaF2tPeHxiyy4mLmRWp9KCcmzgaTsSAmdQaQpx9xLcRI/SnVDMsdIRsZnbKUY4ucjmIEGDTsbQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907481; c=relaxed/simple; bh=dfwYfXDU7fRvePV7n6sSb6fLGHYkCvkdHHCR07GvgC4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rISLaH91NEjrjoqGB/Umis4rKDVwNW8mPsxWiBGz+qdhhWFNhfbqorN2kwOQKwR22Guk3pOdKI/j5aUgEyKpX/r7wmmSNI2rs1Xx4t7vEZ3VON0JKd6UbQVOp2SxDBgLA8zSyufPH/s/PW6DIF/ynL20V18+CIaA0fKGrydBXyM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=L7YbPn8l; arc=none smtp.client-ip=209.85.210.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="L7YbPn8l" Received: by mail-pf1-f172.google.com with SMTP id d2e1a72fcca58-81e9d0cd082so4078252b3a.0 for ; Tue, 20 Jan 2026 03:11:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768907479; x=1769512279; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JaBSZVkVDpyEFk0K6mei2gWdyNIGdA1b2fG0c+mMO1c=; b=L7YbPn8lCpt4K5uxcX9gVkPm+WnVbHmbzOhD/OrSXKQWqSvpBfXBYOIqfb/ohaY2U6 PQ9s72o1LtT63Z198blFgTcESPzCDjJyrK7dokr6M8s81xsvCNkKfOU7P/hpw/GGPNOY 80/+vGtX2rGHo4T7fnRjw9AwIxfIeAE6tahmzJEasOFJmdkHZEUTMScde1UFNf3tzO1z LRhQ0i//8MKKaF4NnaOS2Z/c1SaCu8acUe+Q2bIyuOLK7I1LegnjczU8c5No/dDaszyq ibZgluRLYQYq5QeWYoqR6htO1S8Fy3W3D4ZrjBq0Zd1Ku4GXwriO17BEYRD5o+0rhHiH 5s6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768907479; x=1769512279; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=JaBSZVkVDpyEFk0K6mei2gWdyNIGdA1b2fG0c+mMO1c=; b=FCuZ/N7qw/RhJ7fmRfpFNUuUfu9+lDn3QTAiGyeVYz7G0acP7jWUFQEWvhe3PUQJ67 V/egE3nqquB2Xlo7R2W4UYGZQQ5XmPDtCXDFIjmtaNvydRT4NWoGVvTPOzzh17ULpZx7 8CsGeYJSf6caWFMmN4MWgde3Ad7CEmGefG/4FKGJgaTHKJtiMK6taGAkvCmUikcqiSLq shBG11/brYCgOn6kHehmfxxBbGh3QtYNN3yon82PZU60Fq/N6AIzsw/jH9xBXv9pTh21 JtXPpIcCf9Oak8XLPiGFymVupBMV/YLYuYYVH7B4AQojuuXtfTfUifSA8uOlHoHL3gAg H8mQ== X-Forwarded-Encrypted: i=1; AJvYcCVW2YyfHiPGVpEl4Dhell3RXKStxcLuMFj7R9+vAetIm/Pea9sasjcuxoEQrr7g4hA/91qM0DIRko89ewo=@vger.kernel.org X-Gm-Message-State: AOJu0YwJDkMWYHsp/cN+Aw3nb4BH8KcjIZ+vfL9i3cm6TRfiAeJe2e3+ vZZZSOEpjt1tccpuStbcyu21VQrjNzrajxl/I+ITWPfnyUTvYrnBN3G5mgp5nddiEsbeyebbUKc 3HM4omC/iWw== X-Gm-Gg: AY/fxX56GA7cs0HUvtyqruRavxYD9F6ArJpZ2pgEY5rlZ/L2qXuTC+X9EDfLxDJ/igj u2xyJjPRuRmO+c0iOEs9KOySYr4Pvxm7PxpxDYsf5soqv/CCNr5S5NM/GQHCq+x52yTkt5GRWL8 kBGOeULPLujWZO2PGZ6Wi5PcLUkct239PLN7cfcEKxEYzhFl248EsdT5Uc5hcuemAHk6mi/1hYf g4z7Oi8frpFT3sNOOTmdAlFqRXt1vzsMzps3H1pG4NluTODgtn3fyjHRCcS3aa8lbt1Il0WJVhQ pa4td+yhGOEkEoeEfNvJw5ovLlk6SehuS8aw0LZasnIJ/yMtv/8G51DqwpNJxCNhz21r6BSgIL2 6MtXwozLLFw/Qac1YDQ243d6quznWT15sOu4bouhUOPr+0a7ATci177y7KBSqKYMdDg8b/pAl4Z c5hGDwWjpgErsW0afHEsH7b54EA/0+BY63kB2l1LaK1w== X-Received: by 2002:a05:6a00:3a25:b0:81f:4063:f1e4 with SMTP id d2e1a72fcca58-81fa184efc7mr11353743b3a.56.1768907479280; Tue, 20 Jan 2026 03:11:19 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::4015]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-81fa10efc6bsm11398349b3a.29.2026.01.20.03.11.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 03:11:18 -0800 (PST) From: Guodong Xu Date: Tue, 20 Jan 2026 19:10:50 +0800 Subject: [PATCH v3 2/4] reset: Create subdirectory for SpacemiT drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-k3-reset-v3-2-effe87f4bdbe@riscstar.com> References: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> In-Reply-To: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.3 Create a dedicated subdirectory for SpacemiT reset drivers to allow for better organization as support for more SoCs is added. Move the existing K1 reset driver into this new directory and rename it to reset-spacemit-k1.c. Rename the Kconfig symbol to RESET_SPACEMIT_K1 and update its default from ARCH_SPACEMIT to SPACEMIT_K1_CCU. The reset driver depends on the clock driver to register reset devices as an auxiliary device, so the default should reflect this dependency. Also sort the drivers/reset/Kconfig entries alphabetically. Reviewed-by: Alex Elder Signed-off-by: Guodong Xu Reviewed-by: Yixun Lan --- v3: Add Alex's reviewed-by. Remove the trailing empty newline in Makefile to keep constant style with others in the reset folder. v2: No change. --- drivers/reset/Kconfig | 12 ++--------= -- drivers/reset/Makefile | 2 +- drivers/reset/spacemit/Kconfig | 14 ++++++++++= ++++ drivers/reset/spacemit/Makefile | 2 ++ .../{reset-spacemit.c =3D> spacemit/reset-spacemit-k1.c} | 0 5 files changed, 19 insertions(+), 11 deletions(-) diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 6e5d6deffa7d..b110f0fa7bb1 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -299,15 +299,6 @@ config RESET_SOCFPGA This enables the reset driver for the SoCFPGA ARMv7 platforms. This driver gets initialized early during platform init calls. =20 -config RESET_SPACEMIT - tristate "SpacemiT reset driver" - depends on ARCH_SPACEMIT || COMPILE_TEST - select AUXILIARY_BUS - default ARCH_SPACEMIT - help - This enables the reset controller driver for SpacemiT SoCs, - including the K1. - config RESET_SUNPLUS bool "Sunplus SoCs Reset Driver" if COMPILE_TEST default ARCH_SUNPLUS @@ -406,9 +397,10 @@ config RESET_ZYNQMP This enables the reset controller driver for Xilinx ZynqMP SoCs. =20 source "drivers/reset/amlogic/Kconfig" +source "drivers/reset/hisilicon/Kconfig" +source "drivers/reset/spacemit/Kconfig" source "drivers/reset/starfive/Kconfig" source "drivers/reset/sti/Kconfig" -source "drivers/reset/hisilicon/Kconfig" source "drivers/reset/tegra/Kconfig" =20 endif diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 9c3e484dfd81..fc0cc99f8514 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -2,6 +2,7 @@ obj-y +=3D core.o obj-y +=3D amlogic/ obj-y +=3D hisilicon/ +obj-y +=3D spacemit/ obj-y +=3D starfive/ obj-y +=3D sti/ obj-y +=3D tegra/ @@ -38,7 +39,6 @@ obj-$(CONFIG_RESET_RZV2H_USB2PHY) +=3D reset-rzv2h-usb2ph= y.o obj-$(CONFIG_RESET_SCMI) +=3D reset-scmi.o obj-$(CONFIG_RESET_SIMPLE) +=3D reset-simple.o obj-$(CONFIG_RESET_SOCFPGA) +=3D reset-socfpga.o -obj-$(CONFIG_RESET_SPACEMIT) +=3D reset-spacemit.o obj-$(CONFIG_RESET_SUNPLUS) +=3D reset-sunplus.o obj-$(CONFIG_RESET_SUNXI) +=3D reset-sunxi.o obj-$(CONFIG_RESET_TH1520) +=3D reset-th1520.o diff --git a/drivers/reset/spacemit/Kconfig b/drivers/reset/spacemit/Kconfig new file mode 100644 index 000000000000..552884e8b72a --- /dev/null +++ b/drivers/reset/spacemit/Kconfig @@ -0,0 +1,14 @@ +# SPDX-License-Identifier: GPL-2.0-only + +config RESET_SPACEMIT_K1 + tristate "SpacemiT K1 reset driver" + depends on ARCH_SPACEMIT || COMPILE_TEST + depends on SPACEMIT_K1_CCU + select AUXILIARY_BUS + default SPACEMIT_K1_CCU + help + Support for reset controller in SpacemiT K1 SoC. + This driver works with the SpacemiT K1 clock controller + unit (CCU) driver to provide reset control functionality + for various peripherals and subsystems in the SoC. + diff --git a/drivers/reset/spacemit/Makefile b/drivers/reset/spacemit/Makef= ile new file mode 100644 index 000000000000..34e3350136bb --- /dev/null +++ b/drivers/reset/spacemit/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +obj-$(CONFIG_RESET_SPACEMIT_K1) +=3D reset-spacemit-k1.o diff --git a/drivers/reset/reset-spacemit.c b/drivers/reset/spacemit/reset-= spacemit-k1.c similarity index 100% rename from drivers/reset/reset-spacemit.c rename to drivers/reset/spacemit/reset-spacemit-k1.c --=20 2.43.0 From nobody Sat Feb 7 11:38:25 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C02241C308 for ; Tue, 20 Jan 2026 11:11:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907489; cv=none; b=M1J4DIOlrzuhvXqN75xwARe2r0tE/nP4VtGlF0LmquJdtmvz6oKXg3eUgGicaiz9B4ICOo5uA+kBwKlCSAZbwAzflpvuHbMlLzuVfL2M1AKKmsR7TBayleVoq4F2eyXfMGPWc4tnUILWsRYg7NyE1vrZrLHAGtCMaKAQcDdL2ec= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907489; c=relaxed/simple; bh=lG6zSJkAeOhVEW0tGblKsxpTnhZQhwmmCOaPF4JiYEM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LDVF71iHAM98iZsz1DtHbggBDaAplXFEFY0wkog2P9d7rkCPxvLN0lxbqN5igFxaW6r3mbgVvPjVrY7SBml/CG0dAHEa9wRWi2Z2aCDT1ezVA3C5JyQEW5GD4l6y7JVIy13DOFMbeNwwNIuzXjEg8JvmowQBME7SiGPA1d1tyOM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=gdUulpUu; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="gdUulpUu" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-81f39438187so2804645b3a.2 for ; Tue, 20 Jan 2026 03:11:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768907484; x=1769512284; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Uez6X+iymQJpeDjdab9LEMJvp0cchNgB+RDT9Qm0CoM=; b=gdUulpUupp054v6R/buLyobwxO1MxvSAkfNi0FqHxieF8TdUumNWUBi2XhIKFsowpP JfdzeJty3vOqsO5Qr+a2ER9xylSlLM3XwUIUCfZTS+3jwswGBxovprNlY+ceSXM5X7so eUJg7vDpfOH7FhSZPglC+1XCSUAxcdC+dRgVYeyeUi5Ikai81pLnepJ/kcrQBgR/PhvB RJLxTA7ykWnjsetqkrIHBW9M9C9QyT94hh748b9YJp1IA1lv6yve9B3XcD9k6FfqL3fD YCSRrjyM2ZLxhuBfF64QAzgMDtSgbOsmHumwVcPMoiUWBxHuMFRVBhTxulF7f9A9VSjn lWFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768907484; x=1769512284; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Uez6X+iymQJpeDjdab9LEMJvp0cchNgB+RDT9Qm0CoM=; b=rpXfvPaXK+7AeAyGP8l+N7nnlWZocFehE7Wpsd0fAAHLqIuiJi6bKjOfIVqXaZZAN2 26IO4D9qPvolO4eAu1jEvwxpDkIMttu5uWVnnexmWmvJvqvpqg0033ezxUYXBZ6rdQl3 iKqAYu83E9CbeFgMSB8220i3TPu4IdMVugpHpo7+7/B+3+qXtjY+vQ2zVRUSg+B6Gf/q C2kipBRcSpc0BNHrTGy2uv5FKUPe0mrdYREyKJ5Xtd6t17PGwlHbGC3OoDBgqnoslW91 vPgShy3gOzt/zKXx2LL3x4xBjK7/RP5A+GbzhFCZstNhZKuqjdKzi6+0zqDok7A/2BfN skuA== X-Forwarded-Encrypted: i=1; AJvYcCXXplDorOhNC40xkDnIcdi2z8qadKlEmfvL3aC50wJt+4teKpfHiTrCG0wcaJipQIHCuZ8OfX5R7b3K8h0=@vger.kernel.org X-Gm-Message-State: AOJu0YyEsBpTqg2kjTtvyGNWLN3sQiJBVf1OrWvuH3sNsji+BmqdqvBo 7lsHrjtUlXGT1gi3Tt+28Wrthksvq9pveQqDWXhjcgLZZNRy5FRyFZQ+cFi22iYUuGs= X-Gm-Gg: AZuq6aLzBMdZiqeCwinMF75jHpcPNlJvtgU8aqewyxb7QJ/5IC4DykU/SStqC/Hcje2 oHEpHMYu0duYsM18arvmf7kz4evgEjPxyEHdGxakU1EwnRJLl+UGuRB/2N+irEZdHwCI0ORMHJL +oUjVJtk7dQOr/yI8yJwHQQrr2J63q7WcTMO/ZP8auVwdjHeXPLzrarNBJaSvv1lfKKHqHmqwqX bczPuSm/f5V49YOEysYPlFP6QF98lTIjUvzKsVLlHNPlUbNnX8Mq6ySIhK4ClzzW7CfYJuE+kFC SbVfO5satlm+a3uBP9HZh67wG+L1VefFQkVZE7oiQ0qOrF1H+ccTkiVIvt1++P75Wd49qaqhxoD JMNMSGHVAZ0SUb4qCHqACCuL+XQm/LEbcAOt4E+0UK0SMjXpdrDNXj4LItcWN17zSjQi7ADXofu Prs95hci01dgh09Z/Y+n9sngZXGdCE3UeDtF/1G/nfsA== X-Received: by 2002:a05:6a00:a89:b0:81f:50b1:51ec with SMTP id d2e1a72fcca58-81f9f7e64e9mr12973971b3a.4.1768907484141; Tue, 20 Jan 2026 03:11:24 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::4015]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-81fa10efc6bsm11398349b3a.29.2026.01.20.03.11.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 03:11:23 -0800 (PST) From: Guodong Xu Date: Tue, 20 Jan 2026 19:10:51 +0800 Subject: [PATCH v3 3/4] reset: spacemit: Extract common K1 reset code Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-k3-reset-v3-3-effe87f4bdbe@riscstar.com> References: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> In-Reply-To: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.3 Extract the common reset controller code from the K1 driver into separate reset-spacemit-common.{c,h} files to prepare for additional SpacemiT SoCs that share the same reset controller architecture. The common code includes handlers for reset assert and deassert operations and probing for auxiliary bus devices. Changes during extraction: - Module ownership: Use dev->driver->owner instead of THIS_MODULE in spacemit_reset_controller_register() to correctly reference the calling driver's module. - Rename spacemit_reset_ids to spacemit_k1_reset_ids. - Define new namespace "RESET_SPACEMIT" for the exported common functions (spacemit_reset_probe) and update K1 driver to import it. This prepares for additional SpacemiT SoCs (K3) that share the same reset controller architecture. Reviewed-by: Alex Elder Signed-off-by: Guodong Xu Reviewed-by: Yixun Lan --- v3: Add reviewed-by from Alex. v2: Use dev->driver->owner for the reset controller owner instead of THIS_MODULE to fix the module reference counting issue pointed out by Krzysztof Kozlowski. --- drivers/reset/spacemit/Kconfig | 17 +++- drivers/reset/spacemit/Makefile | 2 + drivers/reset/spacemit/reset-spacemit-common.c | 77 ++++++++++++++++++ drivers/reset/spacemit/reset-spacemit-common.h | 42 ++++++++++ drivers/reset/spacemit/reset-spacemit-k1.c | 107 +++------------------= ---- 5 files changed, 144 insertions(+), 101 deletions(-) diff --git a/drivers/reset/spacemit/Kconfig b/drivers/reset/spacemit/Kconfig index 552884e8b72a..56a4858b30e1 100644 --- a/drivers/reset/spacemit/Kconfig +++ b/drivers/reset/spacemit/Kconfig @@ -1,10 +1,20 @@ # SPDX-License-Identifier: GPL-2.0-only =20 -config RESET_SPACEMIT_K1 - tristate "SpacemiT K1 reset driver" +menu "Reset support for SpacemiT platforms" depends on ARCH_SPACEMIT || COMPILE_TEST - depends on SPACEMIT_K1_CCU + +config RESET_SPACEMIT_COMMON + tristate select AUXILIARY_BUS + help + Common reset controller infrastructure for SpacemiT SoCs. + This provides shared code and helper functions used by + reset drivers for various SpacemiT SoC families. + +config RESET_SPACEMIT_K1 + tristate "Support for SpacemiT K1 SoC" + depends on SPACEMIT_K1_CCU + select RESET_SPACEMIT_COMMON default SPACEMIT_K1_CCU help Support for reset controller in SpacemiT K1 SoC. @@ -12,3 +22,4 @@ config RESET_SPACEMIT_K1 unit (CCU) driver to provide reset control functionality for various peripherals and subsystems in the SoC. =20 +endmenu diff --git a/drivers/reset/spacemit/Makefile b/drivers/reset/spacemit/Makef= ile index 34e3350136bb..0b056e8661ec 100644 --- a/drivers/reset/spacemit/Makefile +++ b/drivers/reset/spacemit/Makefile @@ -1,2 +1,4 @@ # SPDX-License-Identifier: GPL-2.0 +obj-$(CONFIG_RESET_SPACEMIT_COMMON) +=3D reset-spacemit-common.o + obj-$(CONFIG_RESET_SPACEMIT_K1) +=3D reset-spacemit-k1.o diff --git a/drivers/reset/spacemit/reset-spacemit-common.c b/drivers/reset= /spacemit/reset-spacemit-common.c new file mode 100644 index 000000000000..0626633a5e7d --- /dev/null +++ b/drivers/reset/spacemit/reset-spacemit-common.c @@ -0,0 +1,77 @@ +// SPDX-License-Identifier: GPL-2.0-only + +/* SpacemiT reset controller driver - common implementation */ + +#include +#include +#include + +#include + +#include "reset-spacemit-common.h" + +static int spacemit_reset_update(struct reset_controller_dev *rcdev, + unsigned long id, bool assert) +{ + struct ccu_reset_controller *controller; + const struct ccu_reset_data *data; + u32 mask; + u32 val; + + controller =3D container_of(rcdev, struct ccu_reset_controller, rcdev); + data =3D &controller->data->reset_data[id]; + mask =3D data->assert_mask | data->deassert_mask; + val =3D assert ? data->assert_mask : data->deassert_mask; + + return regmap_update_bits(controller->regmap, data->offset, mask, val); +} + +static int spacemit_reset_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return spacemit_reset_update(rcdev, id, true); +} + +static int spacemit_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return spacemit_reset_update(rcdev, id, false); +} + +static const struct reset_control_ops spacemit_reset_control_ops =3D { + .assert =3D spacemit_reset_assert, + .deassert =3D spacemit_reset_deassert, +}; + +static int spacemit_reset_controller_register(struct device *dev, + struct ccu_reset_controller *controller) +{ + struct reset_controller_dev *rcdev =3D &controller->rcdev; + + rcdev->ops =3D &spacemit_reset_control_ops; + rcdev->owner =3D dev->driver->owner; + rcdev->of_node =3D dev->of_node; + rcdev->nr_resets =3D controller->data->count; + + return devm_reset_controller_register(dev, &controller->rcdev); +} + +int spacemit_reset_probe(struct auxiliary_device *adev, + const struct auxiliary_device_id *id) +{ + struct spacemit_ccu_adev *rdev =3D to_spacemit_ccu_adev(adev); + struct ccu_reset_controller *controller; + struct device *dev =3D &adev->dev; + + controller =3D devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL); + if (!controller) + return -ENOMEM; + controller->data =3D (const struct ccu_reset_controller_data *)id->driver= _data; + controller->regmap =3D rdev->regmap; + + return spacemit_reset_controller_register(dev, controller); +} +EXPORT_SYMBOL_NS_GPL(spacemit_reset_probe, "RESET_SPACEMIT"); + +MODULE_DESCRIPTION("SpacemiT reset controller driver - common code"); +MODULE_LICENSE("GPL"); diff --git a/drivers/reset/spacemit/reset-spacemit-common.h b/drivers/reset= /spacemit/reset-spacemit-common.h new file mode 100644 index 000000000000..ffaf2f86eb39 --- /dev/null +++ b/drivers/reset/spacemit/reset-spacemit-common.h @@ -0,0 +1,42 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * SpacemiT reset controller driver - common definitions + */ + +#ifndef _RESET_SPACEMIT_COMMON_H_ +#define _RESET_SPACEMIT_COMMON_H_ + +#include +#include +#include +#include + +struct ccu_reset_data { + u32 offset; + u32 assert_mask; + u32 deassert_mask; +}; + +struct ccu_reset_controller_data { + const struct ccu_reset_data *reset_data; /* array */ + size_t count; +}; + +struct ccu_reset_controller { + struct reset_controller_dev rcdev; + const struct ccu_reset_controller_data *data; + struct regmap *regmap; +}; + +#define RESET_DATA(_offset, _assert_mask, _deassert_mask) \ + { \ + .offset =3D (_offset), \ + .assert_mask =3D (_assert_mask), \ + .deassert_mask =3D (_deassert_mask), \ + } + +/* Common probe function */ +int spacemit_reset_probe(struct auxiliary_device *adev, + const struct auxiliary_device_id *id); + +#endif /* _RESET_SPACEMIT_COMMON_H_ */ diff --git a/drivers/reset/spacemit/reset-spacemit-k1.c b/drivers/reset/spa= cemit/reset-spacemit-k1.c index cc7fd1f8750d..8f3b5329ea5f 100644 --- a/drivers/reset/spacemit/reset-spacemit-k1.c +++ b/drivers/reset/spacemit/reset-spacemit-k1.c @@ -1,41 +1,13 @@ // SPDX-License-Identifier: GPL-2.0-only =20 -/* SpacemiT reset controller driver */ +/* SpacemiT K1 reset controller driver */ =20 -#include -#include -#include #include -#include -#include -#include =20 -#include #include +#include =20 -struct ccu_reset_data { - u32 offset; - u32 assert_mask; - u32 deassert_mask; -}; - -struct ccu_reset_controller_data { - const struct ccu_reset_data *reset_data; /* array */ - size_t count; -}; - -struct ccu_reset_controller { - struct reset_controller_dev rcdev; - const struct ccu_reset_controller_data *data; - struct regmap *regmap; -}; - -#define RESET_DATA(_offset, _assert_mask, _deassert_mask) \ - { \ - .offset =3D (_offset), \ - .assert_mask =3D (_assert_mask), \ - .deassert_mask =3D (_deassert_mask), \ - } +#include "reset-spacemit-common.h" =20 static const struct ccu_reset_data k1_mpmu_resets[] =3D { [RESET_WDT] =3D RESET_DATA(MPMU_WDTPCR, BIT(2), 0), @@ -214,91 +186,30 @@ static const struct ccu_reset_controller_data k1_apbc= 2_reset_data =3D { .count =3D ARRAY_SIZE(k1_apbc2_resets), }; =20 -static int spacemit_reset_update(struct reset_controller_dev *rcdev, - unsigned long id, bool assert) -{ - struct ccu_reset_controller *controller; - const struct ccu_reset_data *data; - u32 mask; - u32 val; - - controller =3D container_of(rcdev, struct ccu_reset_controller, rcdev); - data =3D &controller->data->reset_data[id]; - mask =3D data->assert_mask | data->deassert_mask; - val =3D assert ? data->assert_mask : data->deassert_mask; - - return regmap_update_bits(controller->regmap, data->offset, mask, val); -} - -static int spacemit_reset_assert(struct reset_controller_dev *rcdev, - unsigned long id) -{ - return spacemit_reset_update(rcdev, id, true); -} - -static int spacemit_reset_deassert(struct reset_controller_dev *rcdev, - unsigned long id) -{ - return spacemit_reset_update(rcdev, id, false); -} - -static const struct reset_control_ops spacemit_reset_control_ops =3D { - .assert =3D spacemit_reset_assert, - .deassert =3D spacemit_reset_deassert, -}; - -static int spacemit_reset_controller_register(struct device *dev, - struct ccu_reset_controller *controller) -{ - struct reset_controller_dev *rcdev =3D &controller->rcdev; - - rcdev->ops =3D &spacemit_reset_control_ops; - rcdev->owner =3D THIS_MODULE; - rcdev->of_node =3D dev->of_node; - rcdev->nr_resets =3D controller->data->count; - - return devm_reset_controller_register(dev, &controller->rcdev); -} - -static int spacemit_reset_probe(struct auxiliary_device *adev, - const struct auxiliary_device_id *id) -{ - struct spacemit_ccu_adev *rdev =3D to_spacemit_ccu_adev(adev); - struct ccu_reset_controller *controller; - struct device *dev =3D &adev->dev; - - controller =3D devm_kzalloc(dev, sizeof(*controller), GFP_KERNEL); - if (!controller) - return -ENOMEM; - controller->data =3D (const struct ccu_reset_controller_data *)id->driver= _data; - controller->regmap =3D rdev->regmap; - - return spacemit_reset_controller_register(dev, controller); -} - #define K1_AUX_DEV_ID(_unit) \ { \ .name =3D "spacemit_ccu.k1-" #_unit "-reset", \ .driver_data =3D (kernel_ulong_t)&k1_ ## _unit ## _reset_data, \ } =20 -static const struct auxiliary_device_id spacemit_reset_ids[] =3D { +static const struct auxiliary_device_id spacemit_k1_reset_ids[] =3D { K1_AUX_DEV_ID(mpmu), K1_AUX_DEV_ID(apbc), K1_AUX_DEV_ID(apmu), K1_AUX_DEV_ID(rcpu), K1_AUX_DEV_ID(rcpu2), K1_AUX_DEV_ID(apbc2), - { }, + { /* sentinel */ } }; -MODULE_DEVICE_TABLE(auxiliary, spacemit_reset_ids); +MODULE_DEVICE_TABLE(auxiliary, spacemit_k1_reset_ids); =20 static struct auxiliary_driver spacemit_k1_reset_driver =3D { .probe =3D spacemit_reset_probe, - .id_table =3D spacemit_reset_ids, + .id_table =3D spacemit_k1_reset_ids, }; module_auxiliary_driver(spacemit_k1_reset_driver); =20 +MODULE_IMPORT_NS("RESET_SPACEMIT"); MODULE_AUTHOR("Alex Elder "); -MODULE_DESCRIPTION("SpacemiT reset controller driver"); +MODULE_DESCRIPTION("SpacemiT K1 reset controller driver"); MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sat Feb 7 11:38:25 2026 Received: from mail-pf1-f177.google.com (mail-pf1-f177.google.com [209.85.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EE11D41C31A for ; Tue, 20 Jan 2026 11:11:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907492; cv=none; b=IKwosMp56i4Y22F7POGnGOjGEU1C3iwb2gNmxxdA+iIELYlUM6xfUFdGV4t2GqpbinwfO+yR1Cls9CFFM0UwBvtWDhPtsKb5j9feN6F4Xzf40fOM38iK+0ns6vbqKdkgCByUk6MZ0xjOCbbGFLoHPutzIn8HXASiZwMN1v5O9og= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1768907492; c=relaxed/simple; bh=pNu+x3NIuxpCazkM/jyb976i0VdLsBHxeuYeSvf6FSM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MkyktZRqip8xV42ykLzyKSn71eFk9xaa1HZwH7BxD74S0eUlpFmsm8Mzw6J7mJobuRR0Zqw4lYjcXGq3+2F5+GxIoyBcwhDq9s/3C3x37x8EJf3UukNq4UmG5BdpXf+m25zvuVnqmL5Whvtc4GXBYnHjzJZwI6BFC/vznUsBgec= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=iP5VF4HR; arc=none smtp.client-ip=209.85.210.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="iP5VF4HR" Received: by mail-pf1-f177.google.com with SMTP id d2e1a72fcca58-81db1530173so2443510b3a.1 for ; Tue, 20 Jan 2026 03:11:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1768907489; x=1769512289; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=H2u7+C+5TaYVz1w348LPvXASPFq8VdnXxg3pINuaxYA=; b=iP5VF4HRZ3SIDoA4JcL3jpz/idYWDdjbPEUCRR0cc6zdXKzPu+B0NJA+oKQQmBGTt8 q8nKoVRlKNc/KYZSbhq6BbPWbTk87+oUwKftupn4WSGKBIlyEtIGRk2qPB3H3cxgiX4L b+ujHUmDMF6zP3kz3GVA7vsiyJS7PFJGVRFrBSKKvAQ4VMhTIVEHJqGvMr+8OwTXUzoC X9BNW6gJCSNbxz/uiNQ+FxvVbBrMrGgiE8ETknJGos6go7qNHA7bnrw87htyGjY4aZ/i uUHB/hVJcg1uJVnpWvVD8aSVPRRtD3PgrMrt8odxUmocxNoT5wCJ5D9mnBRJp+iJasUC 08sw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1768907489; x=1769512289; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=H2u7+C+5TaYVz1w348LPvXASPFq8VdnXxg3pINuaxYA=; b=qlsMowGqCWxf+3secA2YybhA5tP2v0VVzOv1ntJbmeUramKLbk/3msXrfN+4PZN3r1 3GUWrwUF2RGo+oCvh3wKa5a2uvR5jQ3DuWukzfk93M1rvJ0FlItKZhdqsNpkjadE2TCy jFXT1cmnPrJbzb0tSMq+Mif14qoC4Yd+g/ioZfwEIxgQXiYfP4ufP9v+W6buC8DgTZ8q k9JsBgBlu9JbZw/stzwQMT7Mb/p2FjVogaHls8jKY8gwCIYGTrHiyhrMXBMMAw8uvx49 KMf5BvmW8XUcmtC3TR0kvzi20uhrsHA1fIZa2T+fMuKZ/E9GqoPzkz2t0qHKgRnQo77U yBvw== X-Forwarded-Encrypted: i=1; AJvYcCXEHpJDfxBMT2SEP46ZpCzColUN0dJo+ETpjPkv68x3XqwhkYAISiW1X8ih5Mq56OTbHuwIR19kE2bRxxc=@vger.kernel.org X-Gm-Message-State: AOJu0YzvWUb2PtUv9i1mOXytr/PYB2JNQWo0jK9lZP/HxP7ag1ipHa3Q XJ9fpWvmXvTBlIIsU8ZdCABhSvRQyKpMaPZtTgznRYJxExxzoujKDIIpJNGyht0wu0s= X-Gm-Gg: AZuq6aLdNOunXlthkQZdAIG3qA/GE4kbdx0auyfQA3XYGJoJCjHGZEtLIdamYNUcqev tuFemJHmpVcYb4RJfhRE+g8SgKWpKVRSF2qQeg1N/Ty8rQ9V8ipc42KIxkG9kn8Ozl9zaTOEl7y A3YtSvAXmC8UQnQBKfjjgfDp/+sfXQSEdDmj2wGnzfahhted71oYGD74Bty6UvM61+MP6W6Hu+z mCprgRGdYYeQ/utqtMK+AVvYlnt+tgow6NuXt2k9HQEs7oXoH2s3EEe1jEnLiHth5M7IH97cfGJ bobXmHk/TrLXUuaKh9iCiJ/Bv0sAWJoQScWLA83u4CPEcj/kKXCSuqVh4P+VPoEDA9eOFyJQPhw xadKZyhkjjeoFqha9wq3bRuKZH2nHRFEyj2S8voXwl6BBhjJETZiBu6JerMnJOGrOTasz0Bfef7 4elo1Gr+skG2kg5chpjcd17L/mqJCAoqs= X-Received: by 2002:a05:6a00:3a16:b0:81f:852b:a93a with SMTP id d2e1a72fcca58-81fe87c82f4mr1329644b3a.2.1768907489246; Tue, 20 Jan 2026 03:11:29 -0800 (PST) Received: from [127.0.1.1] ([2a12:a305:4::4015]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-81fa10efc6bsm11398349b3a.29.2026.01.20.03.11.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Jan 2026 03:11:28 -0800 (PST) From: Guodong Xu Date: Tue, 20 Jan 2026 19:10:52 +0800 Subject: [PATCH v3 4/4] reset: spacemit: Add SpacemiT K3 reset driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260120-k3-reset-v3-4-effe87f4bdbe@riscstar.com> References: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> In-Reply-To: <20260120-k3-reset-v3-0-effe87f4bdbe@riscstar.com> To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Haylen Chu Cc: Alex Elder , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.3 Add support for the SpacemiT K3 SoC reset controller. The K3 reset driver reuses the common reset controller code and provides K3-specific reset data for devices managed by the following units: - MPMU (Main Power Management Unit) - APBC (APB clock unit) - APMU (Application Subsystem Power Management Unit) - DCIU (DMA Control and Interface Unit) Acked-by: Alex Elder Signed-off-by: Guodong Xu Reviewed-by: Yixun Lan --- v3: Add acked-by from Alex. v2: No change. --- drivers/reset/spacemit/Kconfig | 11 ++ drivers/reset/spacemit/Makefile | 1 + drivers/reset/spacemit/reset-spacemit-k3.c | 233 +++++++++++++++++++++++++= ++++ 3 files changed, 245 insertions(+) diff --git a/drivers/reset/spacemit/Kconfig b/drivers/reset/spacemit/Kconfig index 56a4858b30e1..545d6b41c6ca 100644 --- a/drivers/reset/spacemit/Kconfig +++ b/drivers/reset/spacemit/Kconfig @@ -22,4 +22,15 @@ config RESET_SPACEMIT_K1 unit (CCU) driver to provide reset control functionality for various peripherals and subsystems in the SoC. =20 +config RESET_SPACEMIT_K3 + tristate "Support for SpacemiT K3 SoC" + depends on SPACEMIT_K3_CCU + select RESET_SPACEMIT_COMMON + default SPACEMIT_K3_CCU + help + Support for reset controller in SpacemiT K3 SoC. + This driver works with the SpacemiT K3 clock controller + unit (CCU) driver to provide reset control functionality + for various peripherals and subsystems in the SoC. + endmenu diff --git a/drivers/reset/spacemit/Makefile b/drivers/reset/spacemit/Makef= ile index 0b056e8661ec..00669132c6ac 100644 --- a/drivers/reset/spacemit/Makefile +++ b/drivers/reset/spacemit/Makefile @@ -2,3 +2,4 @@ obj-$(CONFIG_RESET_SPACEMIT_COMMON) +=3D reset-spacemit-common.o =20 obj-$(CONFIG_RESET_SPACEMIT_K1) +=3D reset-spacemit-k1.o +obj-$(CONFIG_RESET_SPACEMIT_K3) +=3D reset-spacemit-k3.o diff --git a/drivers/reset/spacemit/reset-spacemit-k3.c b/drivers/reset/spa= cemit/reset-spacemit-k3.c new file mode 100644 index 000000000000..e9e32e4c1ba5 --- /dev/null +++ b/drivers/reset/spacemit/reset-spacemit-k3.c @@ -0,0 +1,233 @@ +// SPDX-License-Identifier: GPL-2.0-only + +/* SpacemiT K3 reset controller driver */ + +#include + +#include +#include + +#include "reset-spacemit-common.h" + +static const struct ccu_reset_data k3_mpmu_resets[] =3D { + [RESET_MPMU_WDT] =3D RESET_DATA(MPMU_WDTPCR, BIT(2), 0), + [RESET_MPMU_RIPC] =3D RESET_DATA(MPMU_RIPCCR, BIT(2), 0), +}; + +static const struct ccu_reset_controller_data k3_mpmu_reset_data =3D { + .reset_data =3D k3_mpmu_resets, + .count =3D ARRAY_SIZE(k3_mpmu_resets), +}; + +static const struct ccu_reset_data k3_apbc_resets[] =3D { + [RESET_APBC_UART0] =3D RESET_DATA(APBC_UART0_CLK_RST, BIT(2), 0), + [RESET_APBC_UART2] =3D RESET_DATA(APBC_UART2_CLK_RST, BIT(2), 0), + [RESET_APBC_UART3] =3D RESET_DATA(APBC_UART3_CLK_RST, BIT(2), 0), + [RESET_APBC_UART4] =3D RESET_DATA(APBC_UART4_CLK_RST, BIT(2), 0), + [RESET_APBC_UART5] =3D RESET_DATA(APBC_UART5_CLK_RST, BIT(2), 0), + [RESET_APBC_UART6] =3D RESET_DATA(APBC_UART6_CLK_RST, BIT(2), 0), + [RESET_APBC_UART7] =3D RESET_DATA(APBC_UART7_CLK_RST, BIT(2), 0), + [RESET_APBC_UART8] =3D RESET_DATA(APBC_UART8_CLK_RST, BIT(2), 0), + [RESET_APBC_UART9] =3D RESET_DATA(APBC_UART9_CLK_RST, BIT(2), 0), + [RESET_APBC_UART10] =3D RESET_DATA(APBC_UART10_CLK_RST, BIT(2), 0), + [RESET_APBC_GPIO] =3D RESET_DATA(APBC_GPIO_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM0] =3D RESET_DATA(APBC_PWM0_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM1] =3D RESET_DATA(APBC_PWM1_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM2] =3D RESET_DATA(APBC_PWM2_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM3] =3D RESET_DATA(APBC_PWM3_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM4] =3D RESET_DATA(APBC_PWM4_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM5] =3D RESET_DATA(APBC_PWM5_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM6] =3D RESET_DATA(APBC_PWM6_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM7] =3D RESET_DATA(APBC_PWM7_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM8] =3D RESET_DATA(APBC_PWM8_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM9] =3D RESET_DATA(APBC_PWM9_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM10] =3D RESET_DATA(APBC_PWM10_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM11] =3D RESET_DATA(APBC_PWM11_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM12] =3D RESET_DATA(APBC_PWM12_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM13] =3D RESET_DATA(APBC_PWM13_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM14] =3D RESET_DATA(APBC_PWM14_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM15] =3D RESET_DATA(APBC_PWM15_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM16] =3D RESET_DATA(APBC_PWM16_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM17] =3D RESET_DATA(APBC_PWM17_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM18] =3D RESET_DATA(APBC_PWM18_CLK_RST, BIT(2), 0), + [RESET_APBC_PWM19] =3D RESET_DATA(APBC_PWM19_CLK_RST, BIT(2), 0), + [RESET_APBC_SPI0] =3D RESET_DATA(APBC_SSP0_CLK_RST, BIT(2), 0), + [RESET_APBC_SPI1] =3D RESET_DATA(APBC_SSP1_CLK_RST, BIT(2), 0), + [RESET_APBC_SPI3] =3D RESET_DATA(APBC_SSP3_CLK_RST, BIT(2), 0), + [RESET_APBC_RTC] =3D RESET_DATA(APBC_RTC_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI0] =3D RESET_DATA(APBC_TWSI0_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI1] =3D RESET_DATA(APBC_TWSI1_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI2] =3D RESET_DATA(APBC_TWSI2_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI4] =3D RESET_DATA(APBC_TWSI4_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI5] =3D RESET_DATA(APBC_TWSI5_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI6] =3D RESET_DATA(APBC_TWSI6_CLK_RST, BIT(2), 0), + [RESET_APBC_TWSI8] =3D RESET_DATA(APBC_TWSI8_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS0] =3D RESET_DATA(APBC_TIMERS0_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS1] =3D RESET_DATA(APBC_TIMERS1_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS2] =3D RESET_DATA(APBC_TIMERS2_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS3] =3D RESET_DATA(APBC_TIMERS3_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS4] =3D RESET_DATA(APBC_TIMERS4_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS5] =3D RESET_DATA(APBC_TIMERS5_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS6] =3D RESET_DATA(APBC_TIMERS6_CLK_RST, BIT(2), 0), + [RESET_APBC_TIMERS7] =3D RESET_DATA(APBC_TIMERS7_CLK_RST, BIT(2), 0), + [RESET_APBC_AIB] =3D RESET_DATA(APBC_AIB_CLK_RST, BIT(2), 0), + [RESET_APBC_ONEWIRE] =3D RESET_DATA(APBC_ONEWIRE_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S0] =3D RESET_DATA(APBC_SSPA0_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S1] =3D RESET_DATA(APBC_SSPA1_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S2] =3D RESET_DATA(APBC_SSPA2_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S3] =3D RESET_DATA(APBC_SSPA3_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S4] =3D RESET_DATA(APBC_SSPA4_CLK_RST, BIT(2), 0), + [RESET_APBC_I2S5] =3D RESET_DATA(APBC_SSPA5_CLK_RST, BIT(2), 0), + [RESET_APBC_DRO] =3D RESET_DATA(APBC_DRO_CLK_RST, BIT(2), 0), + [RESET_APBC_IR0] =3D RESET_DATA(APBC_IR0_CLK_RST, BIT(2), 0), + [RESET_APBC_IR1] =3D RESET_DATA(APBC_IR1_CLK_RST, BIT(2), 0), + [RESET_APBC_TSEN] =3D RESET_DATA(APBC_TSEN_CLK_RST, BIT(2), 0), + [RESET_IPC_AP2AUD] =3D RESET_DATA(APBC_IPC_AP2AUD_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN0] =3D RESET_DATA(APBC_CAN0_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN1] =3D RESET_DATA(APBC_CAN1_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN2] =3D RESET_DATA(APBC_CAN2_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN3] =3D RESET_DATA(APBC_CAN3_CLK_RST, BIT(2), 0), + [RESET_APBC_CAN4] =3D RESET_DATA(APBC_CAN4_CLK_RST, BIT(2), 0), +}; + +static const struct ccu_reset_controller_data k3_apbc_reset_data =3D { + .reset_data =3D k3_apbc_resets, + .count =3D ARRAY_SIZE(k3_apbc_resets), +}; + +static const struct ccu_reset_data k3_apmu_resets[] =3D { + [RESET_APMU_CSI] =3D RESET_DATA(APMU_CSI_CCIC2_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_CCIC2PHY] =3D RESET_DATA(APMU_CSI_CCIC2_CLK_RES_CTRL, 0, BIT(= 2)), + [RESET_APMU_CCIC3PHY] =3D RESET_DATA(APMU_CSI_CCIC2_CLK_RES_CTRL, 0, BIT(= 29)), + [RESET_APMU_ISP_CIBUS] =3D RESET_DATA(APMU_ISP_CLK_RES_CTRL, 0, BIT(16)), + [RESET_APMU_DSI_ESC] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL1, 0, BIT(3)), + [RESET_APMU_LCD] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL1, 0, BIT(4)), + [RESET_APMU_V2D] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL1, 0, BIT(27)), + [RESET_APMU_LCD_MCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL2, 0, BIT(9)), + [RESET_APMU_LCD_DSCCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL2, 0, BIT(15)= ), + [RESET_APMU_SC2_HCLK] =3D RESET_DATA(APMU_CCIC_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_CCIC_4X] =3D RESET_DATA(APMU_CCIC_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_CCIC1_PHY] =3D RESET_DATA(APMU_CCIC_CLK_RES_CTRL, 0, BIT(2)), + [RESET_APMU_SDH_AXI] =3D RESET_DATA(APMU_SDH0_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_SDH0] =3D RESET_DATA(APMU_SDH0_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_SDH1] =3D RESET_DATA(APMU_SDH1_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_SDH2] =3D RESET_DATA(APMU_SDH2_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_USB2] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(1)|BIT(2)|BIT(3)), + [RESET_APMU_USB3_PORTA] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(5)|BIT(6)|BIT(7)), + [RESET_APMU_USB3_PORTB] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(9)|BIT(10)|BIT(11)), + [RESET_APMU_USB3_PORTC] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(13)|BIT(14)|BIT(15)), + [RESET_APMU_USB3_PORTD] =3D RESET_DATA(APMU_USB_CLK_RES_CTRL, 0, + BIT(17)|BIT(18)|BIT(19)), + [RESET_APMU_QSPI] =3D RESET_DATA(APMU_QSPI_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_QSPI_BUS] =3D RESET_DATA(APMU_QSPI_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_DMA] =3D RESET_DATA(APMU_DMA_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_AES_WTM] =3D RESET_DATA(APMU_AES_CLK_RES_CTRL, 0, BIT(4)), + [RESET_APMU_MCB_DCLK] =3D RESET_DATA(APMU_MCB_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_MCB_ACLK] =3D RESET_DATA(APMU_MCB_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_VPU] =3D RESET_DATA(APMU_VPU_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_DTC] =3D RESET_DATA(APMU_DTC_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_GPU] =3D RESET_DATA(APMU_GPU_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_MC] =3D RESET_DATA(APMU_PMUA_MC_CTRL, 0, BIT(0)), + [RESET_APMU_CPU0_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(0), 0), + [RESET_APMU_CPU0_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(1), 0), + [RESET_APMU_CPU1_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(3), 0), + [RESET_APMU_CPU1_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(4), 0), + [RESET_APMU_CPU2_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(6), 0), + [RESET_APMU_CPU2_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(7), 0), + [RESET_APMU_CPU3_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(9), 0), + [RESET_APMU_CPU3_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(10), 0), + [RESET_APMU_C0_MPSUB_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(12), 0), + [RESET_APMU_CPU4_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(16), 0), + [RESET_APMU_CPU4_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(17), 0), + [RESET_APMU_CPU5_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(19), 0), + [RESET_APMU_CPU5_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(20), 0), + [RESET_APMU_CPU6_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(22), 0), + [RESET_APMU_CPU6_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(23), 0), + [RESET_APMU_CPU7_POP] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(25), 0), + [RESET_APMU_CPU7_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(26), 0), + [RESET_APMU_C1_MPSUB_SW] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(28), 0), + [RESET_APMU_MPSUB_DBG] =3D RESET_DATA(APMU_PMU_CC2_AP, BIT(29), 0), + [RESET_APMU_UCIE] =3D RESET_DATA(APMU_UCIE_CTRL, + BIT(1) | BIT(2) | BIT(3), 0), + [RESET_APMU_RCPU] =3D RESET_DATA(APMU_RCPU_CLK_RES_CTRL, 0, + BIT(3) | BIT(2) | BIT(0)), + [RESET_APMU_DSI4LN2_ESCCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL3, 0, BIT= (3)), + [RESET_APMU_DSI4LN2_LCD_SW] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL3, 0, BIT= (4)), + [RESET_APMU_DSI4LN2_LCD_MCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL4, 0, B= IT(9)), + [RESET_APMU_DSI4LN2_LCD_DSCCLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL4, 0,= BIT(15)), + [RESET_APMU_DSI4LN2_DPU_ACLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL5, 0, B= IT(0)), + [RESET_APMU_DPU_ACLK] =3D RESET_DATA(APMU_LCD_CLK_RES_CTRL5, 0, BIT(15)), + [RESET_APMU_UFS_ACLK] =3D RESET_DATA(APMU_UFS_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_EDP0] =3D RESET_DATA(APMU_LCD_EDP_CTRL, 0, BIT(0)), + [RESET_APMU_EDP1] =3D RESET_DATA(APMU_LCD_EDP_CTRL, 0, BIT(16)), + [RESET_APMU_PCIE_PORTA] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_A, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTB] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_B, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTC] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_C, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTD] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_D, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_PCIE_PORTE] =3D RESET_DATA(APMU_PCIE_CLK_RES_CTRL_E, 0, + BIT(5) | BIT(4) | BIT(3)), + [RESET_APMU_EMAC0] =3D RESET_DATA(APMU_EMAC0_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_EMAC1] =3D RESET_DATA(APMU_EMAC1_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_EMAC2] =3D RESET_DATA(APMU_EMAC2_CLK_RES_CTRL, 0, BIT(1)), + [RESET_APMU_ESPI_MCLK] =3D RESET_DATA(APMU_ESPI_CLK_RES_CTRL, 0, BIT(0)), + [RESET_APMU_ESPI_SCLK] =3D RESET_DATA(APMU_ESPI_CLK_RES_CTRL, 0, BIT(2)), +}; + +static const struct ccu_reset_controller_data k3_apmu_reset_data =3D { + .reset_data =3D k3_apmu_resets, + .count =3D ARRAY_SIZE(k3_apmu_resets), +}; + +static const struct ccu_reset_data k3_dciu_resets[] =3D { + [RESET_DCIU_HDMA] =3D RESET_DATA(DCIU_DMASYS_RSTN, 0, BIT(0)), + [RESET_DCIU_DMA350] =3D RESET_DATA(DCIU_DMASYS_SDMA_RSTN, 0, BIT(0)), + [RESET_DCIU_DMA350_0] =3D RESET_DATA(DCIU_DMASYS_S0_RSTN, 0, BIT(0)), + [RESET_DCIU_DMA350_1] =3D RESET_DATA(DCIU_DMASYS_S1_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA0] =3D RESET_DATA(DCIU_DMASYS_A0_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA1] =3D RESET_DATA(DCIU_DMASYS_A1_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA2] =3D RESET_DATA(DCIU_DMASYS_A2_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA3] =3D RESET_DATA(DCIU_DMASYS_A3_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA4] =3D RESET_DATA(DCIU_DMASYS_A4_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA5] =3D RESET_DATA(DCIU_DMASYS_A5_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA6] =3D RESET_DATA(DCIU_DMASYS_A6_RSTN, 0, BIT(0)), + [RESET_DCIU_AXIDMA7] =3D RESET_DATA(DCIU_DMASYS_A7_RSTN, 0, BIT(0)), +}; + +static const struct ccu_reset_controller_data k3_dciu_reset_data =3D { + .reset_data =3D k3_dciu_resets, + .count =3D ARRAY_SIZE(k3_dciu_resets), +}; + +#define K3_AUX_DEV_ID(_unit) \ + { \ + .name =3D "spacemit_ccu.k3-" #_unit "-reset", \ + .driver_data =3D (kernel_ulong_t)&k3_ ## _unit ## _reset_data, \ + } + +static const struct auxiliary_device_id spacemit_k3_reset_ids[] =3D { + K3_AUX_DEV_ID(mpmu), + K3_AUX_DEV_ID(apbc), + K3_AUX_DEV_ID(apmu), + K3_AUX_DEV_ID(dciu), + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(auxiliary, spacemit_k3_reset_ids); + +static struct auxiliary_driver spacemit_k3_reset_driver =3D { + .probe =3D spacemit_reset_probe, + .id_table =3D spacemit_k3_reset_ids, +}; +module_auxiliary_driver(spacemit_k3_reset_driver); + +MODULE_IMPORT_NS("RESET_SPACEMIT"); +MODULE_AUTHOR("Guodong Xu "); +MODULE_DESCRIPTION("SpacemiT K3 reset controller driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0